From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 0B947C4332F for ; Mon, 7 Nov 2022 18:04:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=r623zvY2x3QzZbIbxTc39izuvJjAGmUbFADZZlFy2z0=; b=hIadVMUAagG6rK Wnec33OZUG1bNIndsd8CKqzeu4Pz0WWN+T3a/8yU/KNDt0YK2o60+Xcl6mzzRBffRqFXgBeXSi9Am uVFbWM9D27fenqaYUTVLDRWDvj3MhTKpgv1O2gF57VXRC/DdAMV5gC2BYvU37bOKxJ8/oou+Kghii kclw6lAdeUrehuNu4NvQ5SpV6IXHqdk3dzSiCpmCvL5hzxDOhIwxBR4O/0iaMcXzwYEQg1tDS/Z6O G/e3Va7QC7s/u2cToKOQX57o2Ri/NzTOLFZFm9FXMXXYwmGFbRHaObr88HfkJoi1ZEiJwINeQ59vY uDF48GGIwtguXRgW5llw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1os6SQ-00H0vp-Gc; Mon, 07 Nov 2022 18:02:51 +0000 Received: from mail-ej1-x62c.google.com ([2a00:1450:4864:20::62c]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1os6Pv-00Gzh0-OH for linux-arm-kernel@lists.infradead.org; Mon, 07 Nov 2022 18:00:17 +0000 Received: by mail-ej1-x62c.google.com with SMTP id k2so32332008ejr.2 for ; Mon, 07 Nov 2022 10:00:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=2qXYfH922nz60/C2ufg0GwkxiRdJKrLocdXP1wbKGBg=; b=f7rLot3YbAnFTqU/eAGjP36tD/WbjTGB/d7HVVGa4NwIhxDeLBcw31G1ZEWd0jFa+i S0KCN78AdrYspz3daBt6/18jhviRbiaPRdniIpZshxmiywDEZzqZdelcNCw+QrLAat+b +O2aXs2JL40wkVk4yLNLa1beabzaDYE5APoLWOF5HDKBxtRy34HtD9s7fKjqv45WsX6b Nl+j5oYUmHaxnkTqGYTfVhf3OYSzovdwc/nQ9llH9UCQc4NrxHodW9e4nx5gZrmM/s26 91WzqjrVccJ2j9bT9WwN8N3Zb6oGA/IfII0DWKDdJ5lpXyLQcBPbjC5Ofaz6/rtOUeQU tctg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=2qXYfH922nz60/C2ufg0GwkxiRdJKrLocdXP1wbKGBg=; b=kD/l4sVanAd/VbWPtMysOQqa78veDTPzc5MeWDABusD0JMDVrr4FgK+WkM5gO1YmA2 Cer38WUNZEF7FX5g6ab9CRjjNwdP5Y/wCsO1cFccVZ5aSyevEp9mRRa0KzTKGbCE5K8P Os5tiia+TsP4gK75V6A6pFFUp2XlYIru/p2pPSautREh1Nbh4RvMsanEQEm+o4jo250E TnW15FmYiEwWOjFVXMpKPBmMfwXRk64MWESEldFtcf8GC0soToNKdGW42Q3d2V/SsQ4e hmIRPfLveYBu7IcEXK/Ub0zyPgEOpZjXWAzC3ywzAoW4laDxSFQEC+aPhNACg4Y5so40 UDgw== X-Gm-Message-State: ACrzQf1MBjlbez4Kp94NQtWn1dmxU7SG+Xj8/+Ffg327INbq3BbcvEUz XeFBhxDEPeRQbqf5ra5EVIc= X-Google-Smtp-Source: AMsMyM7UPfq/X2hAwiOl4KMSOHF8gEmbKBuGKWyMVpNPRUANx4uudsW0OpHCas2ISvqvwr+aSFH9iw== X-Received: by 2002:a17:907:9615:b0:7ae:1219:7032 with SMTP id gb21-20020a170907961500b007ae12197032mr24624962ejc.658.1667844011844; Mon, 07 Nov 2022 10:00:11 -0800 (PST) Received: from kista.localnet (82-149-19-102.dynamic.telemach.net. [82.149.19.102]) by smtp.gmail.com with ESMTPSA id 8-20020a170906300800b0073dd8e5a39fsm3664768ejz.156.2022.11.07.10.00.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Nov 2022 10:00:11 -0800 (PST) From: Jernej =?utf-8?B?xaBrcmFiZWM=?= To: Chen-Yu Tsai , Samuel Holland , Rob Herring , Krzysztof Kozlowski , Andre Przywara Cc: =?ISO-8859-1?Q?Cl=E9ment_P=E9ron?= , Icenowy Zheng , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-i2c@vger.kernel.org Subject: Re: [PATCH v2 03/10] ARM: dts: suniv: f1c100s: add I2C DT nodes Date: Mon, 07 Nov 2022 19:00:10 +0100 Message-ID: <7447015.EvYhyI6sBW@kista> In-Reply-To: <20221107005433.11079-4-andre.przywara@arm.com> References: <20221107005433.11079-1-andre.przywara@arm.com> <20221107005433.11079-4-andre.przywara@arm.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221107_100015_847644_AF6AB757 X-CRM114-Status: GOOD ( 16.66 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Dne ponedeljek, 07. november 2022 ob 01:54:26 CET je Andre Przywara napisal(a): > The Allwinner F1C100s series of SoCs contain three I2C controllers > compatible to the ones used in other Allwinner SoCs. > > Add the DT nodes describing the resources of the controllers. > I2C1 has only one possible pinmux, so add the pinctrl properties for > that already. Above statement doesn't match current changes anymore. With that removed: Reviewed-by: Jernej Skrabec If nothing else pops up, I can fix this while applying. Best regards, Jernej > At least one board connects an on-board I2C chip to PD0/PD12 (I2C0), so > include those pins already, to simplify referencing them later. > > Signed-off-by: Andre Przywara > --- > arch/arm/boot/dts/suniv-f1c100s.dtsi | 42 ++++++++++++++++++++++++++++ > 1 file changed, 42 insertions(+) > > diff --git a/arch/arm/boot/dts/suniv-f1c100s.dtsi > b/arch/arm/boot/dts/suniv-f1c100s.dtsi index 81749d5da12f..4f45168cea42 > 100644 > --- a/arch/arm/boot/dts/suniv-f1c100s.dtsi > +++ b/arch/arm/boot/dts/suniv-f1c100s.dtsi > @@ -192,6 +192,12 @@ mmc0_pins: mmc0-pins { > drive-strength = <30>; > }; > > + /omit-if-no-ref/ > + i2c0_pd_pins: i2c0-pd-pins { > + pins = "PD0", "PD12"; > + function = "i2c0"; > + }; > + > spi0_pc_pins: spi0-pc-pins { > pins = "PC0", "PC1", "PC2", "PC3"; > function = "spi0"; > @@ -203,6 +209,42 @@ uart0_pe_pins: uart0-pe-pins { > }; > }; > > + i2c0: i2c@1c27000 { > + compatible = "allwinner,suniv-f1c100s-i2c", > + "allwinner,sun6i-a31-i2c"; > + reg = <0x01c27000 0x400>; > + interrupts = <7>; > + clocks = <&ccu CLK_BUS_I2C0>; > + resets = <&ccu RST_BUS_I2C0>; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > + i2c1: i2c@1c27400 { > + compatible = "allwinner,suniv-f1c100s-i2c", > + "allwinner,sun6i-a31-i2c"; > + reg = <0x01c27400 0x400>; > + interrupts = <8>; > + clocks = <&ccu CLK_BUS_I2C1>; > + resets = <&ccu RST_BUS_I2C1>; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > + i2c2: i2c@1c27800 { > + compatible = "allwinner,suniv-f1c100s-i2c", > + "allwinner,sun6i-a31-i2c"; > + reg = <0x01c27800 0x400>; > + interrupts = <9>; > + clocks = <&ccu CLK_BUS_I2C2>; > + resets = <&ccu RST_BUS_I2C2>; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > timer@1c20c00 { > compatible = "allwinner,suniv-f1c100s- timer"; > reg = <0x01c20c00 0x90>; > -- > 2.35.5 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel