From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 15578C433DF for ; Fri, 3 Jul 2020 07:58:33 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id CC8A5206BE for ; Fri, 3 Jul 2020 07:58:32 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="Xa9CQoZ+"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=toradex.com header.i=@toradex.com header.b="uS3Vzm7y" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org CC8A5206BE Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=toradex.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:Content-ID:In-Reply-To:References: Message-ID:Date:Subject:To:From:Reply-To:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=d+8LBHZUiP5xmg2VEboYHIh/bwL5dW8wv3jb2un7KWE=; b=Xa9CQoZ+/ZnQaLznQpOtbHBgB aKchq/Vov+kmv0qV1WJJG2iDJk5EsHWFEu7ii+qRb+zlZ1gJ6UVQzJC+x1ApYBRyAmYmUv82ZXneP uc49CMxvBw/fRjs3w349Wk1eqRi2uzr7fKVuZ9vmECvnWadjXR+6qTkriwCbycFXVKRHA0dNJJyCn bXcIG+x4X9ujFXxW+FGqI9uHZQl5EMmH8TetB9HIRgztdnNxB1knkr32yybq/ZvBlQT6Su/fmBgPU OrpAczlJIidiQ2iE+3rFPjZOXL6Ck7UthbagV/oiCxVm6G5lGvqsv5+S3Yp4en1IB1dfqHn87BiQU CXy6Wbwtw==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jrGZB-0000WA-53; Fri, 03 Jul 2020 07:57:01 +0000 Received: from mail-eopbgr60132.outbound.protection.outlook.com ([40.107.6.132] helo=EUR04-DB3-obe.outbound.protection.outlook.com) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jrGZ7-0000UX-Vb for linux-arm-kernel@lists.infradead.org; Fri, 03 Jul 2020 07:56:59 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jSrLp4zT2ItD2zeHdcFkoeBgLtmTEnSOx8qICp7140j07IUE4SR3ENbdFFtPAxuub+wcZVnI1UMqVmAPIwTQrIwq5xtXFiKx6HvXVKSsPIMxjF1S+9ThZIp8dUfi+gk2BDDnkg+el2VLsIQ9PB7mb0z8wr5rI+zhoOODefpiNwCMr3STcx1QDR+2NrQi+7JKXv0skkbri4gfRuuKqcS0iQpfmiBvzUll8vj9D387J6DjY3W5wQ2NA8UuJLs+USrBD9mLvnQXOPg8+IndAVHM7zETwuvQhL1yxyMaXBqlLy47Pl7YVdjOekGcfa3hhRdWTcIVoCDzw2SsbdCtiEZV9w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Cyky9sO2z0aBe21ct+hNMZP+Skzni55nbzlezA6QK1M=; b=lBfVmNt0mNzrchdLZdBIG1Fc4q3ZpkfW3Be806jXTuM1gLIL2H53hl+b96J0qd6sFgAMcwpiwXIm6x/aeQNk49ITDcx8nmYNlhd5zyM90trgiYp/wT56N/gDAcfhrAdv3ENXAwWUeomd8PZ9rYD0tWXvuaaETkOguNvHhx0QExdUVLqhJc3uCXOOPTMROjkLdYHqvCh/2qMpBgAx3DHxmxC7MVdx/6dCaZXDhnJJD0Ne/vXrLQj4EZnk35JHTokmQ8rQrzKDXcIhdKdvByD00sI/1VL6r64/IMb2GcRzCxoCI/3DxX1fRGdM2HafP2DhykSJcyNslFUSa9udt7neGA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=toradex.com; dmarc=pass action=none header.from=toradex.com; dkim=pass header.d=toradex.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=toradex.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Cyky9sO2z0aBe21ct+hNMZP+Skzni55nbzlezA6QK1M=; b=uS3Vzm7yYVkBONLS/gLF9HopKkGqJDputTYegI00ofoKfhdJm7kNbMvgkizQP51bGaEUTAYPqul/6M5deUY2dnTZIMlc1QLuZGwBQDBY2vNkzlew8D6VuQ7pC9qnZq63bw8LjLWE1BjlbCIO4G6BTFuMmeFrJtaqNYOVUhtVA34= Received: from VI1PR05MB6845.eurprd05.prod.outlook.com (2603:10a6:800:13e::16) by VI1PR05MB6240.eurprd05.prod.outlook.com (2603:10a6:803:d3::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3153.23; Fri, 3 Jul 2020 07:56:46 +0000 Received: from VI1PR05MB6845.eurprd05.prod.outlook.com ([fe80::59f7:87d:258c:c195]) by VI1PR05MB6845.eurprd05.prod.outlook.com ([fe80::59f7:87d:258c:c195%5]) with mapi id 15.20.3153.028; Fri, 3 Jul 2020 07:56:46 +0000 From: Marcel Ziswiler To: "Anson.Huang@nxp.com" , "leoyang.li@nxp.com" , "andreas@kemnade.info" , "festevam@gmail.com" , "linux-imx@nxp.com" , "rjones@gateworks.com" , "robh@kernel.org" , "kernel@pengutronix.de" , "michael@walle.cc" , "frieder.schrempf@kontron.de" , "shawnguo@kernel.org" , "sebastien.szymanski@armadeus.com" , "s.hauer@pengutronix.de" Subject: Re: [PATCH 1/2] arm64: dts: Add the Kontron i.MX8M-Mini SoMs and baseboards Thread-Topic: [PATCH 1/2] arm64: dts: Add the Kontron i.MX8M-Mini SoMs and baseboards Thread-Index: AQHWUH3u0SAoC+KNekqU2/xcY19Vdaj1fgKA Date: Fri, 3 Jul 2020 07:56:46 +0000 Message-ID: <788f607c0dd7b53aeffe2dd7fe73bd419e94e164.camel@toradex.com> References: <20200702143337.8590-1-frieder.schrempf@kontron.de> <20200702143337.8590-2-frieder.schrempf@kontron.de> In-Reply-To: <20200702143337.8590-2-frieder.schrempf@kontron.de> Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: nxp.com; dkim=none (message not signed) header.d=none;nxp.com; dmarc=none action=none header.from=toradex.com; x-originating-ip: [2a01:2a8:8501:4d00:ca5b:76ff:fedf:3c49] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 2bd76038-d0cf-4366-9b83-08d81f26a228 x-ms-traffictypediagnostic: VI1PR05MB6240: x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:4714; x-forefront-prvs: 045315E1EE x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: vK7sRY325rjR0cQMYtndYtLhqghk1Rm2sAdT5oKwoePXDgdwz7CBelcNK9RA8BvOEvCDxnQNCtN3xcBqD/gRlNJUtInMmltw4O6+IsWQyd61WN8FCjw/mcujnikLxzd3yMIUXOZLPN80aRkaCTNfmVLl7BhuTEJ0gLP5C0A/PrLn9wR2A6vXNk7R0nd7OuPU68eBkssTUCs+PBE0ac06ICXLx5z3aChgnOxgDwFdVjrO+ND7Vl2w08VAZQcg8l2qNks/o2UOYb9ExvCU3+cMRZvOKHbhCILAB0q4O/eO3vLQcecx+OC7x1XAZqKeBgU8oAJtwIWf+8h8uEBupwNTYr6SjAf1nv5kStIaXuP6b6HUw8sudDRp+33IgNq9Z8exCXtzddwW6It9x1195lYKeQ== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR05MB6845.eurprd05.prod.outlook.com; PTR:; CAT:NONE; SFTY:; SFS:(6029001)(4636009)(396003)(136003)(39850400004)(346002)(366004)(376002)(6486002)(8676002)(76116006)(91956017)(66476007)(66556008)(64756008)(66446008)(66946007)(186003)(54906003)(6512007)(316002)(110136005)(83380400001)(86362001)(6506007)(5660300002)(7416002)(8936002)(2906002)(4326008)(30864003)(44832011)(71200400001)(478600001)(36756003)(2616005)(921003)(579004)(473944003); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata: NBAEOfQCSOXCo8+Ct4JRrJDE5nemL4XZj2auigc2bevTb1LdZJwwVVuJgMweeB3PrXQjMMx0ROYxTQimkrv/w7wAMFtnP42yEcba6GUNFxkCZ/rzsj4Di6iukSAa/LMF656YA9F2ZxkmWDQLK1y4OGLp3I8N2RHav2Ku5YhrFY8HsSr1MTKIDjGwJqDkQeQoUSmZd2o3ccS8Ik4vVRqtBduWFX2oulJkJhbR0BwcoB8nYeHkygcrXbdGsG0kJ3R5t1nvZ9/J5J0dXAMEe0zdkamFuzvXqSP2x63efGbQL4S5TjahwmajI6zRXritCbA9PMOqIS1FBt0fIopwBjzqCOHLBud3AibCato1QsAtkQTJoc9RgVrM2gpVb/KLXIBgF2LNZHpbgkmClUJdX23DT/opNQF/usjwnrT8ddnfVG3NY9zA/5jeQ635EoajCHtHCFcCdNL4auxhrZJg56uDYTY3W52kEjnBvFPpKN8rl+WgvOS/T94aa8P/5MFWX/qmePOPwjEycyPUkQAF84PZ0liZHVjfegYwmn0JT4OmsCNHTJxY5+dZ6uVMZIvq7mts x-ms-exchange-transport-forked: True Content-ID: MIME-Version: 1.0 X-OriginatorOrg: toradex.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: VI1PR05MB6845.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 2bd76038-d0cf-4366-9b83-08d81f26a228 X-MS-Exchange-CrossTenant-originalarrivaltime: 03 Jul 2020 07:56:46.1668 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: d9995866-0d9b-4251-8315-093f062abab4 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: mDNi0QQA70294QK62NNRJCMoUAEq7+uzSd/yczt8dFep3qh373ITsYCmWKl3bZk/PvNAYFRRsR+XyWvTsasJO4c15gHF0b/hFAnXeQW4zww= X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR05MB6240 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200703_035658_132898_EA03F652 X-CRM114-Status: GOOD ( 21.33 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" , "manivannan.sadhasivam@linaro.org" Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Frieder Nice to see some more i.MX 8M Mini action. Much appreciated! On Thu, 2020-07-02 at 16:33 +0200, Schrempf Frieder wrote: > From: Frieder Schrempf > > Kontron Electronics GmbH offers small and powerful SoMs based on the > i.MX8MM To avoid much confusion in NXP's nomenclature I would recommend writing this always as i.MX 8M Mini. Of course, in code, using imx8mm is fine. > including PMIC, LPDDR4-RAM, eMMC and SPI NOR. > > The matching baseboards have the same form factor and similar interfaces > as the other boards from the Kontron "Board-Line" family, including > SD card, 1G Ethernet, 100M Ethernet, USB Host/OTG, digital IOs, RS232, > RS485, CAN, LVDS or HDMI, RTC and much more. > > Signed-off-by: Frieder Schrempf > --- > .../dts/freescale/imx8mm-kontron-n8010-s.dts | 15 + > .../freescale/imx8mm-kontron-n8010-som.dtsi | 16 + > .../dts/freescale/imx8mm-kontron-n8011-s.dts | 15 + > .../freescale/imx8mm-kontron-n8011-som.dtsi | 16 + > .../dts/freescale/imx8mm-kontron-n801x-s.dtsi | 326 ++++++++++++++++++ > .../freescale/imx8mm-kontron-n801x-som.dtsi | 281 +++++++++++++++ > 6 files changed, 669 insertions(+) > create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-kontron-n8010-s.dts > create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-kontron-n8010-som.dtsi > create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-kontron-n8011-s.dts > create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-kontron-n8011-som.dtsi > create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-kontron-n801x-s.dtsi > create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-kontron-n801x-som.dtsi > > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-kontron-n8010-s.dts b/arch/arm64/boot/dts/freescale/imx8mm- > kontron-n8010-s.dts > new file mode 100644 > index 000000000000..0911f2d0555b > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mm-kontron-n8010-s.dts > @@ -0,0 +1,15 @@ > +// SPDX-License-Identifier: GPL-2.0 Don't you want to use the more common GPL-2.0+ OR MIT variant which allows for more freedom? At least NXP's imx8mm.dtsi also uses that. > +/* > + * Copyright (C) 2019 Kontron Electronics GmbH I know that there is much about 2020 to rather be ignored. > + */ > + > +/dts-v1/; > + > +#include "imx8mm-kontron-n8010-som.dtsi" > +#include "imx8mm-kontron-n801x-s.dtsi" > + > +/ { > + model = "Kontron i.MX8MM N8010 S"; > + compatible = "kontron,imx8mm-n8010-s", "kontron,imx8mm-n8010-som", > + "fsl,imx8mm"; I believe now with Linux having dropped the strict 80-column line length coding style limit we are allowed to go up to 100 (;-p). > +}; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-kontron-n8010-som.dtsi > b/arch/arm64/boot/dts/freescale/imx8mm-kontron-n8010-som.dtsi > new file mode 100644 > index 000000000000..5b178ce4ce1b > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mm-kontron-n8010-som.dtsi > @@ -0,0 +1,16 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Copyright (C) 2019 Kontron Electronics GmbH > + */ > + > +#include "imx8mm-kontron-n801x-som.dtsi" > + > +/ { > + model = "Kontron i.MX8MM N8010 SoM"; > + compatible = "kontron,imx8mm-n8010-som", "fsl,imx8mm"; > + > + memory@40000000 { > + device_type = "memory"; > + reg = <0x0 0x40000000 0 0x80000000>; > + }; > +}; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-kontron-n8011-s.dts b/arch/arm64/boot/dts/freescale/imx8mm- > kontron-n8011-s.dts > new file mode 100644 > index 000000000000..5c44bd77ed32 > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mm-kontron-n8011-s.dts > @@ -0,0 +1,15 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Copyright (C) 2019 Kontron Electronics GmbH > + */ > + > +/dts-v1/; > + > +#include "imx8mm-kontron-n8011-som.dtsi" > +#include "imx8mm-kontron-n801x-s.dtsi" > + > +/ { > + model = "Kontron i.MX8MM N8011 S"; > + compatible = "kontron,imx8mm-n8011-s", "kontron,imx8mm-n8011-som", > + "fsl,imx8mm"; > +}; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-kontron-n8011-som.dtsi > b/arch/arm64/boot/dts/freescale/imx8mm-kontron-n8011-som.dtsi > new file mode 100644 > index 000000000000..303594867b8f > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mm-kontron-n8011-som.dtsi > @@ -0,0 +1,16 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Copyright (C) 2019 Kontron Electronics GmbH > + */ > + > +#include "imx8mm-kontron-n801x-som.dtsi" > + > +/ { > + model = "Kontron i.MX8MM N8011 SoM"; > + compatible = "kontron,imx8mm-n8011-som", "fsl,imx8mm"; > + > + memory@40000000 { > + device_type = "memory"; > + reg = <0x0 0x40000000 0 0xC0000000>; > + }; Isn't the boot loader supposed to filling that in? > +}; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-kontron-n801x-s.dtsi > b/arch/arm64/boot/dts/freescale/imx8mm-kontron-n801x-s.dtsi > new file mode 100644 > index 000000000000..d825e52e0beb > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mm-kontron-n801x-s.dtsi > @@ -0,0 +1,326 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Copyright (C) 2019 Kontron Electronics GmbH > + */ > + > +/ { > + aliases { > + ethernet1 = &usbnet; > + }; > + > + /* fixed crystal dedicated to mcp2515 */ > + clk16m: clk16m { I believe a more human readable variant e.g. as follows is preferred: osc_16m: clock-osc-16m > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + clock-frequency = <16000000>; Also the use of the optional property clock-output-names is recommended. > + }; > + > + leds { > + compatible = "gpio-leds"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_gpio_led>; > + > + led1 { > + label = "led1"; > + gpios = <&gpio4 17 GPIO_ACTIVE_LOW>; > + linux,default-trigger = "heartbeat"; > + }; > + > + led2 { > + label = "led2"; > + gpios = <&gpio4 19 GPIO_ACTIVE_LOW>; > + }; > + > + led3 { > + label = "led3"; > + gpios = <&gpio4 18 GPIO_ACTIVE_LOW>; > + }; > + > + led4 { > + label = "led4"; > + gpios = <&gpio4 8 GPIO_ACTIVE_LOW>; > + }; > + > + led5 { > + label = "led5"; > + gpios = <&gpio4 9 GPIO_ACTIVE_LOW>; > + }; > + > + led6 { > + label = "led6"; > + gpios = <&gpio4 7 GPIO_ACTIVE_LOW>; > + }; > + }; > + > + pwm-beeper { > + compatible = "pwm-beeper"; > + pwms = <&pwm2 0 5000 0>; > + }; > + > + reg_rst_eth2: regulator-rst-eth2 { > + compatible = "regulator-fixed"; > + regulator-name = "rst-usb-eth2"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_usb_eth2>; > + gpio = <&gpio3 2 GPIO_ACTIVE_LOW>; > + status = "okay"; > + }; > + > + vdd_5v: regulator-5v { I would stick to consistent reg_ pre-fixing. > + compatible = "regulator-fixed"; > + regulator-name = "vdd_5v"; > + regulator-min-microvolt = <5000000>; > + regulator-max-microvolt = <5000000>; > + regulator-boot-on; > + regulator-always-on; > + status = "okay"; > + }; > +}; > + > +&ecspi2 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_ecspi2>; > + cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>; > + status = "okay"; > + > + can0: can@0 { > + compatible = "microchip,mcp2515"; > + reg = <0>; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_can>; > + clocks = <&clk16m>; > + interrupt-parent = <&gpio4>; > + interrupts = <28 IRQ_TYPE_EDGE_FALLING>; > + spi-max-frequency = <100000>; > + vdd-supply = <&vdd_3v3>; > + xceiver-supply = <&vdd_5v>; > + status = "okay"; I find the property ordering a little confusing but that might just be me. > + }; > +}; > + > +&ecspi3 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_ecspi3>; > + cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>; > + status = "okay"; > + > + userspi: userspi@0 { > + compatible = "kontron,user-spi"; > + reg = <0>; > + spi-max-frequency = <100000000>; > + status = "okay"; > + }; I thought from earlier discussions you intended to drop that and either specify it from user-space directly or use an overlay instead. > +}; > + > +&fec1 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_enet>; > + phy-mode = "rgmii"; > + phy-reset-gpios = <&gpio4 27 GPIO_ACTIVE_LOW>; > + phy-reset-duration = <100>; > + phy-reset-post-delay = <100>; > + phy-handle = <ðphy>; > + status = "okay"; > + > + mdio { > + #address-cells = <1>; > + #size-cells = <0>; > + > + ethphy: ethernet-phy@0 { > + reg = <0>; > + }; > + }; > +}; > + > +&i2c4 { > + clock-frequency = <100000>; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_i2c4>; > + status = "okay"; > + > + rtc@32 { > + compatible = "epson,rx8900"; > + reg = <0x32>; > + }; > +}; > + > +&pwm2 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_pwm2>; > + status = "okay"; > +}; > + > +&uart1 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_uart1>; > + uart-has-rtscts; > + status = "okay"; > +}; > + > +&uart2 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_uart2>; > + linux,rs485-enabled-at-boot-time; > + uart-has-rtscts; > + status = "okay"; > +}; > + > +&usbotg1 { > + dr_mode = "otg"; > + status = "okay"; > +}; > + > +&usbotg2 { > + dr_mode = "host"; > + disable-over-current; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "okay"; > + > + usb1@1 { > + compatible = "usb424,9514"; > + reg = <1>; > + #address-cells = <1>; > + #size-cells = <0>; > + > + usbnet: usbether@1 { > + compatible = "usb424,ec00"; > + reg = <1>; > + mac-address = [ 00 00 00 00 00 00 ]; > + }; > + }; > +}; > + > +&usdhc2 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_usdhc2>; > + vmmc-supply = <&vdd_3v3>; > + vqmmc-supply = <&nvcc_sd>; > + cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>; > + bus-width = <4>; > + status = "okay"; > +}; > + > +&iomuxc { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_gpio>; > + > + pinctrl_can: cangrp { > + fsl,pins = < > + MX8MM_IOMUXC_SAI3_RXFS_GPIO4_IO28 0x19 > + >; > + }; > + > + pinctrl_ecspi2: ecspi2grp { > + fsl,pins = < > + MX8MM_IOMUXC_ECSPI2_MISO_ECSPI2_MISO 0x82 > + MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI 0x82 > + MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK 0x82 > + MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13 0x19 > + >; > + }; > + > + pinctrl_ecspi3: ecspi3grp { > + fsl,pins = < > + MX8MM_IOMUXC_UART2_RXD_ECSPI3_MISO 0x82 > + MX8MM_IOMUXC_UART1_TXD_ECSPI3_MOSI 0x82 > + MX8MM_IOMUXC_UART1_RXD_ECSPI3_SCLK 0x82 > + MX8MM_IOMUXC_UART2_TXD_GPIO5_IO25 0x19 > + >; > + }; > + > + pinctrl_enet: enetgrp { > + fsl,pins = < > + MX8MM_IOMUXC_ENET_MDC_ENET1_MDC 0x3 > + MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO 0x3 > + MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x1f > + MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x1f > + MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x1f > + MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x1f > + MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x91 > + MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x91 > + MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x91 > + MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x91 > + MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x1f > + MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x91 > + MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x91 > + MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x1f > + MX8MM_IOMUXC_SAI2_MCLK_GPIO4_IO27 0x19 /* PHY RST */ > + MX8MM_IOMUXC_SAI2_TXC_GPIO4_IO25 0x19 /* ETH IRQ */ > + >; > + }; > + > + pinctrl_gpio_led: gpioledgrp { > + fsl,pins = < > + MX8MM_IOMUXC_NAND_READY_B_GPIO3_IO16 0x19 > + MX8MM_IOMUXC_SAI1_RXD5_GPIO4_IO7 0x19 > + MX8MM_IOMUXC_SAI1_RXD6_GPIO4_IO8 0x19 > + MX8MM_IOMUXC_SAI1_RXD7_GPIO4_IO9 0x19 > + MX8MM_IOMUXC_SAI1_TXD5_GPIO4_IO17 0x19 > + MX8MM_IOMUXC_SAI1_TXD6_GPIO4_IO18 0x19 > + MX8MM_IOMUXC_SAI1_TXD7_GPIO4_IO19 0x19 > + >; > + }; > + > + pinctrl_gpio: gpiogrp { > + fsl,pins = < > + MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x19 > + MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7 0x19 > + MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9 0x19 > + MX8MM_IOMUXC_GPIO1_IO11_GPIO1_IO11 0x19 > + MX8MM_IOMUXC_GPIO1_IO06_GPIO1_IO6 0x19 > + MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8 0x19 > + MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10 0x19 > + MX8MM_IOMUXC_SAI3_MCLK_GPIO5_IO2 0x19 > + >; > + }; > + > + pinctrl_i2c4: i2c4grp { > + fsl,pins = < > + MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL 0x400001c3 > + MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA 0x400001c3 > + >; > + }; > + > + pinctrl_pwm2: pwm2grp { > + fsl,pins = < > + MX8MM_IOMUXC_SPDIF_RX_PWM2_OUT 0x19 > + >; > + }; > + > + pinctrl_uart1: uart1grp { > + fsl,pins = < > + MX8MM_IOMUXC_SAI2_RXC_UART1_DCE_RX 0x140 > + MX8MM_IOMUXC_SAI2_RXFS_UART1_DCE_TX 0x140 > + MX8MM_IOMUXC_SAI2_RXD0_UART1_DCE_RTS_B 0x140 > + MX8MM_IOMUXC_SAI2_TXFS_UART1_DCE_CTS_B 0x140 > + >; > + }; > + > + pinctrl_uart2: uart2grp { > + fsl,pins = < > + MX8MM_IOMUXC_SAI3_TXFS_UART2_DCE_RX 0x140 > + MX8MM_IOMUXC_SAI3_TXC_UART2_DCE_TX 0x140 > + MX8MM_IOMUXC_SAI3_RXD_UART2_DCE_RTS_B 0x140 > + MX8MM_IOMUXC_SAI3_RXC_UART2_DCE_CTS_B 0x140 > + >; > + }; > + > + pinctrl_usb_eth2: usbeth2grp { > + fsl,pins = < > + MX8MM_IOMUXC_NAND_CE1_B_GPIO3_IO2 0x19 > + >; > + }; > + > + pinctrl_usdhc2: usdhc2grp { > + fsl,pins = < > + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x190 > + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d0 > + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d0 > + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d0 > + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d0 > + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d0 > + MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12 0x019 > + >; > + }; > +}; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-kontron-n801x-som.dtsi > b/arch/arm64/boot/dts/freescale/imx8mm-kontron-n801x-som.dtsi > new file mode 100644 > index 000000000000..207be37522e5 > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mm-kontron-n801x-som.dtsi > @@ -0,0 +1,281 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Copyright (C) 2019 Kontron Electronics GmbH > + */ > + > +#include "imx8mm.dtsi" > + > +/ { > + chosen { > + stdout-path = &uart3; > + }; > +}; > + > +&A53_0 { > + cpu-supply = <&vdd_arm>; > +}; > + > +&A53_1 { > + cpu-supply = <&vdd_arm>; > +}; > + > +&A53_2 { > + cpu-supply = <&vdd_arm>; > +}; > + > +&A53_3 { > + cpu-supply = <&vdd_arm>; > +}; > + > +&ddrc { > + operating-points-v2 = <&ddrc_opp_table>; > + > + ddrc_opp_table: opp-table { > + compatible = "operating-points-v2"; > + > + opp-25M { > + opp-hz = /bits/ 64 <25000000>; > + }; > + > + opp-100M { > + opp-hz = /bits/ 64 <100000000>; > + }; > + > + opp-750M { > + opp-hz = /bits/ 64 <750000000>; > + }; > + }; > +}; > + > +&ecspi1 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_ecspi1>; > + cs-gpios = <&gpio5 9 GPIO_ACTIVE_HIGH>; > + status = "okay"; > + > + spi-flash@0 { > + compatible = "mxicy,mx25r1635f", "jedec,spi-nor"; > + spi-max-frequency = <80000000>; > + reg = <0>; > + }; > +}; > + > +&i2c1 { > + clock-frequency = <400000>; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_i2c1>; > + status = "okay"; > + > + pmic: pca9450@25 { > + compatible = "nxp,pca9450a"; > + reg = <0x25>; > + pinctrl-0 = <&pinctrl_pmic>; > + interrupt-parent = <&gpio1>; > + interrupts = <0 GPIO_ACTIVE_LOW>; > + > + regulators { > + vdd_soc: BUCK1 { > + regulator-name = "BUCK1"; > + regulator-min-microvolt = <800000>; > + regulator-max-microvolt = <900000>; > + regulator-boot-on; > + regulator-always-on; > + regulator-ramp-delay = <3125>; > + }; > + > + vdd_arm: BUCK2 { > + regulator-name = "BUCK2"; > + regulator-min-microvolt = <850000>; > + regulator-max-microvolt = <950000>; > + regulator-boot-on; > + regulator-ramp-delay = <3125>; > + nxp,dvs-run-voltage = <950000>; > + nxp,dvs-standby-voltage = <850000>; > + }; > + > + vdd_dram: BUCK3 { > + regulator-name = "BUCK3"; > + regulator-min-microvolt = <850000>; > + regulator-max-microvolt = <900000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + vdd_3v3: BUCK4 { > + regulator-name = "BUCK4"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + vdd_1v8: BUCK5 { > + regulator-name = "BUCK5"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + nvcc_dram: BUCK6 { > + regulator-name = "BUCK6"; > + regulator-min-microvolt = <1100000>; > + regulator-max-microvolt = <1100000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + nvcc_snvs: LDO1 { > + regulator-name = "LDO1"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + vdd_snvs: LDO2 { > + regulator-compatible = "ldo2"; > + regulator-name = "LDO2"; > + regulator-min-microvolt = <900000>; > + regulator-max-microvolt = <900000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + vdda: LDO3 { > + regulator-name = "LDO3"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + vdd_phy: LDO4 { > + regulator-name = "LDO4"; > + regulator-min-microvolt = <900000>; > + regulator-max-microvolt = <900000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + nvcc_sd: LDO5 { > + regulator-name = "LDO5"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <3300000>; > + }; > + }; > + }; > +}; > + > +&uart3 { /* console */ > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_uart3>; > + status = "okay"; > +}; > + > +&usdhc1 { > + pinctrl-names = "default", "state_100mhz", "state_200mhz"; > + pinctrl-0 = <&pinctrl_usdhc1>; > + pinctrl-1 = <&pinctrl_usdhc1_100mhz>; > + pinctrl-2 = <&pinctrl_usdhc1_200mhz>; > + vmmc-supply = <&vdd_3v3>; > + vqmmc-supply = <&vdd_1v8>; > + bus-width = <8>; > + non-removable; > + status = "okay"; > +}; > + > +&wdog1 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_wdog>; > + fsl,ext-reset-output; > + status = "okay"; > +}; > + > +&iomuxc { > + pinctrl_ecspi1: ecspi1grp { > + fsl,pins = < > + MX8MM_IOMUXC_ECSPI1_MISO_ECSPI1_MISO 0x82 > + MX8MM_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI 0x82 > + MX8MM_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK 0x82 > + MX8MM_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x19 > + >; > + }; > + > + pinctrl_i2c1: i2c1grp { > + fsl,pins = < > + MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL 0x400001c3 > + MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA 0x400001c3 > + >; > + }; > + > + pinctrl_pmic: pmicgrp { > + fsl,pins = < > + MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x41 > + >; > + }; > + > + pinctrl_uart3: uart3grp { > + fsl,pins = < > + MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX 0x140 > + MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX 0x140 > + >; > + }; > + > + pinctrl_usdhc1: usdhc1grp { > + fsl,pins = < > + MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK 0x190 > + MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD 0x1d0 > + MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d0 > + MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d0 > + MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d0 > + MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d0 > + MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4 0x1d0 > + MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5 0x1d0 > + MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6 0x1d0 > + MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7 0x1d0 > + MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0x019 > + MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x190 > + >; > + }; > + > + pinctrl_usdhc1_100mhz: usdhc1grp100mhz { > + fsl,pins = < > + MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK 0x194 > + MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD 0x1d4 > + MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d4 > + MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d4 > + MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d4 > + MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d4 > + MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4 0x1d4 > + MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5 0x1d4 > + MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6 0x1d4 > + MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7 0x1d4 > + MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0x019 > + MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x194 > + >; > + }; > + > + pinctrl_usdhc1_200mhz: usdhc1grp200mhz { > + fsl,pins = < > + MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK 0x196 > + MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD 0x1d6 > + MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d6 > + MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d6 > + MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d6 > + MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d6 > + MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4 0x1d6 > + MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5 0x1d6 > + MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6 0x1d6 > + MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7 0x1d6 > + MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0x019 > + MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x196 > + >; > + }; > + > + pinctrl_wdog: wdoggrp { > + fsl,pins = < > + MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6 > + >; > + }; > +}; Cheers Marcel _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel