From: Marc Zyngier <maz@kernel.org>
To: Mark Rutland <mark.rutland@arm.com>
Cc: Oliver Upton <oliver.upton@linux.dev>,
linux-arm-kernel@lists.infradead.org, kvmarm@lists.linux.dev,
Joey Gouly <joey.gouly@arm.com>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
Zenghui Yu <yuzenghui@huawei.com>, Will Deacon <will@kernel.org>,
Catalin Marinas <catalin.marinas@arm.com>,
Jan Kotas <jank@cadence.com>
Subject: Re: [PATCH] arm64: Revamp HCR_EL2.E2H RES1 detection
Date: Tue, 14 Oct 2025 09:53:19 +0100 [thread overview]
Message-ID: <86347lyidc.wl-maz@kernel.org> (raw)
In-Reply-To: <aOjTg3he873VqEgY@J2N7QTR9R3>
On Fri, 10 Oct 2025 10:36:03 +0100,
Mark Rutland <mark.rutland@arm.com> wrote:
>
> On Fri, Oct 10, 2025 at 10:22:18AM +0100, Marc Zyngier wrote:
> > On Thu, 09 Oct 2025 22:30:34 +0100,
> > Oliver Upton <oliver.upton@linux.dev> wrote:
> > >
> > > Hey,
> > >
> > > On Thu, Oct 09, 2025 at 01:12:39PM +0100, Marc Zyngier wrote:
> > > > We currently have two ways to identify CPUs that only implement FEAT_VHE
> > > > and not FEAT_E2H0:
> > > >
> > > > - either they advertise it via ID_AA64MMFR4_EL1.E2H0,
> > > > - or the HCR_EL2.E2H bit is RAO/WI
> > > >
> > > > However, there is a third category of "cpus" that fall between these
> > > > two cases: on CPUs that do not implement FEAT_FGT, it is IMPDEF whether
> > > > an access to ID_AA64MMFR4_EL1 can trap to EL2 when the register value
> > > > is zero.
> > > >
> > > > A consequence of this is that on systems such as Neoverse V2, a NV
> > > > guest cannot reliably detect that it is in a VHE-only configuration
> > > > (E2H is writable, and ID_AA64MMFR0_EL1 is 0), despite the hypervisor's
> > > > best effort to repaint the id register.
> > > >
> > > > Replace the RAO/WI test by a sequence that makes use of the VHE
> > > > register remnapping between EL1 and EL2 to detect this situation,
> > > > and work out whether we get the VHE behaviour even after having
> > > > set HCR_EL2.E2H to 0.
> > > >
> > > > This solves the NV problem, and provides a more reliable acid test
> > > > for CPUs that do not completely follow the letter of the architecture
> > > > while providing a RES1 behaviour for HCR_EL2.E2H.
> > > >
> > > > Suggested-by: Marc Rutland <mark.rutland@arm.com>
> > > ^~~~
> > >
> > > Thank you *Mark* for the suggestion here, neat trick :)
> >
> > Too many Mar[ck]s. I'm struggling! ;-)
>
> Time to file a deed poll. ;)
>
> > > I'd be in favor of this patch being sent to stable, happy to handle the
> > > backports if you don't have the time for it. VMs mysteriously dying
> > > isn't a very good experience on NV and I'd like to not scare folks away.
> >
> > I think Mark (yes, him!) had a plan to backport some of the !FEAT_E2H0
> > patches back to earlier kernels. I'll let him comment on that.
>
> Yep; I had a (delayed) plan to backport:
>
> https://lore.kernel.org/linux-arm-kernel/20250227180526.1204723-1-mark.rutland@arm.com/
>
> ... to v6.12, as folk are trying to run stable/android v6.12 kernels on
> models and HW with the RES1 behaviour, and IIRC we didn't try to handle
> this at all back in v6.6 (so no need to backport that far). I was
> expecting to backport this patch at the same time.
>
> If someone else has the time to do the backport, I'm more than happy to
> leave it to them! Otherwise, I was planning to wait for this patch to
> land in mainline before starting that.
So I've taken the patch as is, without a Cc: stable, because I don't
trust this to be automatically AI-slopped^W^Wbackported to stable, and
the dependency chain isn't in stable either.
Happy to help with that though.
Thanks,
M.
--
Without deviation from the norm, progress is not possible.
next prev parent reply other threads:[~2025-10-14 8:53 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-09 12:12 [PATCH] arm64: Revamp HCR_EL2.E2H RES1 detection Marc Zyngier
2025-10-09 13:00 ` Mark Rutland
2025-10-09 14:10 ` Marc Zyngier
2025-10-09 15:15 ` Jan Kotas
2025-10-09 21:30 ` Oliver Upton
2025-10-10 9:22 ` Marc Zyngier
2025-10-10 9:36 ` Mark Rutland
2025-10-14 8:53 ` Marc Zyngier [this message]
2025-10-13 11:17 ` Catalin Marinas
2025-10-14 8:49 ` Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=86347lyidc.wl-maz@kernel.org \
--to=maz@kernel.org \
--cc=catalin.marinas@arm.com \
--cc=jank@cadence.com \
--cc=joey.gouly@arm.com \
--cc=kvmarm@lists.linux.dev \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=mark.rutland@arm.com \
--cc=oliver.upton@linux.dev \
--cc=suzuki.poulose@arm.com \
--cc=will@kernel.org \
--cc=yuzenghui@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).