From: Thomas Gleixner <tglx@linutronix.de>
To: "Marek Behún" <kabel@kernel.org>
Cc: "Marek Behún" <kabel@kernel.org>, "Andrew Lunn" <andrew@lunn.ch>,
"Gregory Clement" <gregory.clement@bootlin.com>,
"Sebastian Hesselbarth" <sebastian.hesselbarth@gmail.com>,
linux-arm-kernel@lists.infradead.org, arm@kernel.org,
"Andy Shevchenko" <andy@kernel.org>,
"Hans de Goede" <hdegoede@redhat.com>,
"Ilpo Järvinen" <ilpo.jarvinen@linux.intel.com>
Subject: Re: [PATCH 10/13] irqchip/armada-370-xp: Fix reenabling last per-CPU interrupt
Date: Mon, 29 Jul 2024 15:36:09 +0200 [thread overview]
Message-ID: <877cd48gmu.ffs@tglx> (raw)
In-Reply-To: <ato4psdfjskjxctn5sycj3zhanjm7cyrbytoat6soaw23bgr6f@p6efkwjzqp3s>
On Mon, Jul 29 2024 at 15:28, Marek Behún wrote:
> On Sun, Jul 28, 2024 at 11:47:30PM +0200, Thomas Gleixner wrote:
>> On Mon, Jul 15 2024 at 12:51, Marek Behún wrote:
>> > The number of per-CPU interrupts is 29 (0 to 28). This is described by
>> > the constant MPIC_MAX_PER_CPU_IRQS, set to 28 (the maximum per-CPU
>> > interrupt).
>> >
>> > Commit 0fa4ce746d1d ("irqchip/armada-370-xp: Re-enable per-CPU
>> > interrupts at resume time") used the constant incorrectly in the
>> > for-loop, it used the operator < instead of <=, causing it to iterate
>> > only the first 28 interrupts (0 to 27), ignoring the last, 28th,
>> > per-CPU interrupt.
>> >
>> > To avoid this kind of confusions, fix this issue by renaming the constant
>> > to MPIC_PER_CPU_IRQS_NR and set it to 29, the number of per-CPU IRQs.
>> > Update its use in mpic_is_percpu_irq() accordingly.
>> >
>> > Fixes: 0fa4ce746d1d ("irqchip/armada-370-xp: Re-enable per-CPU interrupts at resume time")
>> > Signed-off-by: Marek Behún <kabel@kernel.org>
>>
>> Please don't hide fixes in the middle of a refactoring series. Split
>> them out and make sure that they can be applied w/o prerequisites so
>> they can be easily backported.
>
> Hi Thomas,
>
> but now that you applied my previous refactors to irq/core, even if I
> rebase the patch on top of those, it won't apply to stable kernels.
>
> I can either:
> - ignore this issue and post the patch alone as a fixes patch
> - rebase on top of v6.11-rc1 and send you updated version of patches
> you already applied to irq/core
> - drop the Fixes tag (the 29th per-CPU interrupt is not used in any
> real device-tree)
Drop the fixes tag then.
next prev parent reply other threads:[~2024-07-29 13:36 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-07-15 10:51 [PATCH 00/13] armada-370-xp irqchip updates round 5 Marek Behún
2024-07-15 10:51 ` [PATCH 01/13] irqchip/armada-370-xp: Drop IPI_DOORBELL_START and rename IPI_DOORBELL_END Marek Behún
2024-07-15 10:51 ` [PATCH 02/13] irqchip/armada-370-xp: Drop msi_doorbell_end() Marek Behún
2024-07-15 10:51 ` [PATCH 03/13] irqchip/armada-370-xp: Rename struct irq_domain variables for consistency Marek Behún
2024-07-28 21:41 ` Thomas Gleixner
2024-07-15 10:51 ` [PATCH 04/13] irqchip/armada-370-xp: Add the __init attribute to mpic_msi_init() Marek Behún
2024-07-28 21:42 ` Thomas Gleixner
2024-07-15 10:51 ` [PATCH 05/13] irqchip/armada-370-xp: Put __init attribute after return type in mpic_ipi_init() Marek Behún
2024-07-15 10:51 ` [PATCH 06/13] irqchip/armada-370-xp: Put static variables into driver private structure Marek Behún
2024-07-28 21:44 ` Thomas Gleixner
2024-07-15 10:51 ` [PATCH 07/13] irqchip/armada-370-xp: Put MSI doorbell limits into the mpic structure Marek Behún
2024-07-15 10:51 ` [PATCH 08/13] irqchip/armada-370-xp: Pass around the driver private structure Marek Behún
2024-07-15 10:51 ` [PATCH 09/13] irqchip/armada-370-xp: Dynamically allocate " Marek Behún
2024-07-15 10:51 ` [PATCH 10/13] irqchip/armada-370-xp: Fix reenabling last per-CPU interrupt Marek Behún
2024-07-28 21:47 ` Thomas Gleixner
2024-07-29 13:28 ` Marek Behún
2024-07-29 13:36 ` Thomas Gleixner [this message]
2024-07-15 10:51 ` [PATCH 11/13] irqchip/armada-370-xp: Iterate only valid bits of the per-CPU interrupt cause register Marek Behún
2024-07-28 21:53 ` Thomas Gleixner
2024-07-15 10:51 ` [PATCH 12/13] irqchip/armada-370-xp: Allow mapping only per-CPU interrupts Marek Behún
2024-07-28 21:55 ` Thomas Gleixner
2024-07-15 10:51 ` [PATCH 13/13] irqchip/armada-370-xp: Use the mpic_is_ipi_available() helper in one more case Marek Behún
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=877cd48gmu.ffs@tglx \
--to=tglx@linutronix.de \
--cc=andrew@lunn.ch \
--cc=andy@kernel.org \
--cc=arm@kernel.org \
--cc=gregory.clement@bootlin.com \
--cc=hdegoede@redhat.com \
--cc=ilpo.jarvinen@linux.intel.com \
--cc=kabel@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=sebastian.hesselbarth@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).