From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id CB35FC4332F for ; Fri, 18 Nov 2022 10:02:40 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:CC:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=U18LNMUw9PsGC2zzEQ83wz17A/LpshW3YyDUR/SH6OU=; b=bUHT9Bh5kbVjae SV7uSn7Esb7UqJRPq9LHA0HcroaQgl/Qhc4DOMgOqoGJ8tWR4+dxb8luEsvNIBJ2Zt6J/wXH+o+Vn pe0e23XiM6JJvlQPjRnexPkCPcb+IhqzpiRlfLExvGibhWAsJROiQxoGbYlRucimzom0UmdsTc8qw jS7GvhCVh4hF5y55DuqMrhvrele1rRwMBzA1gv4oXO1iHc894wu28hrhMT9U+ZvOfl3/g4e6nOl6z EKx7MaoiuUOHnrAQWllCJCwHtXyZEXjC0wICi502rKzMO28mt8ZYrKxJxXZn3t6XLaLuqIWzxbtbv X16PFt83r6gl2/9Dyz+g==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1ovyBo-003H6C-Ee; Fri, 18 Nov 2022 10:01:40 +0000 Received: from fllv0016.ext.ti.com ([198.47.19.142]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1ovyBl-003H5M-05 for linux-arm-kernel@lists.infradead.org; Fri, 18 Nov 2022 10:01:38 +0000 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2AIA1WYg096704; Fri, 18 Nov 2022 04:01:32 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1668765692; bh=xkiAjQRiMbSn988sCU4HjOJEM0heVOrXmzKQ7LH748Q=; h=Date:From:To:CC:Subject:References:In-Reply-To; b=vsGU7KRUI0OsVhR0T514+IlKHmQFjBANzZ/KfNC1JuI4j4U8Chdq9cs4AUCVumTrh SogTQPFuLA0dvMS1jNnLue+W+q2iM28yQMpwNjTz4LFMuM/0b5vyNDJDMHC4v57OTM 7NPR/NxwEsfMYXr36ipjZrlbqBjNo257puKxaYM0= Received: from DFLE105.ent.ti.com (dfle105.ent.ti.com [10.64.6.26]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2AIA1WLn025134 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 18 Nov 2022 04:01:32 -0600 Received: from DFLE110.ent.ti.com (10.64.6.31) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Fri, 18 Nov 2022 04:01:32 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Fri, 18 Nov 2022 04:01:32 -0600 Received: from ubuntu (ileaxei01-snat.itg.ti.com [10.180.69.5]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with SMTP id 2AIA1FvG074625; Fri, 18 Nov 2022 04:01:17 -0600 Date: Fri, 18 Nov 2022 02:01:14 -0800 From: Matt Ranostay To: Vaishnav Achath CC: , , , , , , Subject: Re: [PATCH v5 3/8] arm64: dts: ti: k3-j721s2-mcu-wakeup: Add support of OSPI Message-ID: References: <20221103044125.172864-1-mranostay@ti.com> <20221103044125.172864-4-mranostay@ti.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221118_020137_137565_0D47ED61 X-CRM114-Status: GOOD ( 18.98 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Wed, Nov 16, 2022 at 02:03:25PM +0530, Vaishnav Achath wrote: > > > On 03/11/22 10:11, Matt Ranostay wrote: > > From: Aswath Govindraju > > > > Add support for two instance of OSPI in J721S2 SoC. > > > > Cc: Vignesh Raghavendra > > Cc: Nishanth Menon > > Signed-off-by: Aswath Govindraju > > Signed-off-by: Matt Ranostay > > --- > > .../boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi | 40 +++++++++++++++++++ > > 1 file changed, 40 insertions(+) > > > > diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi > > index 3264b8e8faea..034122be2ed5 100644 > > --- a/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi > > +++ b/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi > > @@ -306,4 +306,44 @@ cpts@3d000 { > > ti,cpts-periodic-outputs = <2>; > > }; > > }; > > + > > + fss: syscon@47000000 { > > + compatible = "syscon", "simple-mfd"; > > Looks like the update here to add "ti,j721e-system-controller" compatible is in > PATCH 6/8, it could have been in the same patch here instead of editing the same > node again in the series. > Will fix in next revision. - Matt > > + reg = <0x0 0x47000000 0x0 0x100>; > > + #address-cells = <2>; > > + #size-cells = <2>; > > + ranges; > > + > > + ospi0: spi@47040000 { > > + compatible = "ti,am654-ospi", "cdns,qspi-nor"; > > + reg = <0x00 0x47040000 0x00 0x100>, > > + <0x5 0x0000000 0x1 0x0000000>; > > + interrupts = ; > > + cdns,fifo-depth = <256>; > > + cdns,fifo-width = <4>; > > + cdns,trigger-address = <0x0>; > > + clocks = <&k3_clks 109 5>; > > + assigned-clocks = <&k3_clks 109 5>; > > + assigned-clock-parents = <&k3_clks 109 7>; > > + assigned-clock-rates = <166666666>; > > + power-domains = <&k3_pds 109 TI_SCI_PD_EXCLUSIVE>; > > + #address-cells = <1>; > > + #size-cells = <0>; > > + }; > > + > > + ospi1: spi@47050000 { > > + compatible = "ti,am654-ospi", "cdns,qspi-nor"; > > + reg = <0x00 0x47050000 0x00 0x100>, > > + <0x7 0x0000000 0x1 0x0000000>; > > + interrupts = ; > > + cdns,fifo-depth = <256>; > > + cdns,fifo-width = <4>; > > + cdns,trigger-address = <0x0>; > > + clocks = <&k3_clks 110 5>; > > + power-domains = <&k3_pds 110 TI_SCI_PD_EXCLUSIVE>; > > + #address-cells = <1>; > > + #size-cells = <0>; > > + }; > > + > > + }; > > }; > > Reviewed-by: Vaishnav Achath > > -- > Regards, > Vaishnav _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel