From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.8 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 77AADC433B4 for ; Wed, 31 Mar 2021 15:56:15 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id D573261006 for ; Wed, 31 Mar 2021 15:56:14 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org D573261006 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=bootlin.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:Message-ID: Subject:To:From:Date:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=SFs+iyUy3oj0pUE3ds+vHzO7RgG8wS+zb72dzUTVBeY=; b=pApIMh3FrFQSENWrPlmAE7+ah CekiTjHXNreybJvFY805xtkQqQ0IWidJ6kVPNJAWVNx4vHFt1VWBXe4R7KjpM6Wcr55roX+7NdAgY lHQokSBSHaWltOO2YCasVapmUNLMKgjfkWEwJeabVk0iFXqyN/09SbwnCqjUkOocFvCxxG0DCV83v NmJiifzfzTw0AGsZGL1ABSXCx2kqCrUaXXmREjvlqhnhHP217mONWvs4b/zh8u1H5ZmWPVYTNVf4v hjaFfWdMHtuwAz1u6jE+AkV51yC9d6yNRMfWeVwr4DwiPa1luhxVa0eFm7KdRj1B5hv7f+HLYVDXX IVFL+Siqg==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1lRdAw-006ynV-IO; Wed, 31 Mar 2021 15:54:34 +0000 Received: from relay5-d.mail.gandi.net ([217.70.183.197]) by desiato.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lRdAr-006ymp-Vc for linux-arm-kernel@lists.infradead.org; Wed, 31 Mar 2021 15:54:32 +0000 X-Originating-IP: 90.65.110.174 Received: from localhost (lfbn-lyo-1-1679-174.w90-65.abo.wanadoo.fr [90.65.110.174]) (Authenticated sender: alexandre.belloni@bootlin.com) by relay5-d.mail.gandi.net (Postfix) with ESMTPSA id D7FF81C0013; Wed, 31 Mar 2021 15:54:26 +0000 (UTC) Date: Wed, 31 Mar 2021 17:54:26 +0200 From: Alexandre Belloni To: Claudiu Beznea Subject: Re: [PATCH 10/24] ARM: at91: sfrbu: add sfrbu registers definitions for sama7g5 Message-ID: References: <20210331105908.23027-1-claudiu.beznea@microchip.com> <20210331105908.23027-11-claudiu.beznea@microchip.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20210331105908.23027-11-claudiu.beznea@microchip.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210331_165430_186052_5094686C X-CRM114-Status: GOOD ( 15.23 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux@armlinux.org.uk, ludovic.desroches@microchip.com, robh+dt@kernel.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 31/03/2021 13:58:54+0300, Claudiu Beznea wrote: > Add SFRBU registers definitions for SAMA7G5. > > Signed-off-by: Claudiu Beznea > --- > include/soc/at91/sama7-sfrbu.h | 34 ++++++++++++++++++++++++++++++++++ > 1 file changed, 34 insertions(+) > create mode 100644 include/soc/at91/sama7-sfrbu.h > > diff --git a/include/soc/at91/sama7-sfrbu.h b/include/soc/at91/sama7-sfrbu.h > new file mode 100644 > index 000000000000..76b740810d34 > --- /dev/null > +++ b/include/soc/at91/sama7-sfrbu.h > @@ -0,0 +1,34 @@ > +/* SPDX-License-Identifier: GPL-2.0-only */ > +/* > + * Microchip SAMA7 SFRBU registers offsets and bit definitions. > + * > + * Copyright (C) [2020] Microchip Technology Inc. and its subsidiaries > + * > + * Author: Claudu Beznea > + */ > + > +#ifndef __SAMA7_SFRBU_H__ > +#define __SAMA7_SFRBU_H__ > + > +#ifdef CONFIG_SOC_SAMA7 > + > +#define AT91_SFRBU_PSWBU (0x00) /* SFRBU Power Switch BU Control Register */ > +#define AT91_SFRBU_PSWBU_PSWKEY (0x4BD20C << 8) /* Specific value mandatory to allow writing of other register bits */ > +#define AT91_SFRBU_PSWBU_STATE (1 << 2) /* Power switch BU state */ > +#define AT91_SFRBU_PSWBU_SOFTSWITCH (1 << 1) /* Power switch BU source selection */ > +#define AT91_SFRBU_PSWBU_CTRL (1 << 0) /* Power switch BU control */ Please use BIT > + > +#define AT91_SFRBU_25LDOCR (0x0C) /* SFRBU 2.5V LDO Control Register */ > +#define AT91_SFRBU_25LDOCR_LDOANAKEY (0x3B6E18 << 8) /* Specific value mandatory to allow writing of other register bits. */ > +#define AT91_SFRBU_25LDOCR_STATE (1 << 3) /* LDOANA Switch On/Off Control */ > +#define AT91_SFRBU_25LDOCR_LP (1 << 2) /* LDOANA Low-Power Mode Control */ > +#define AT91_SFRBU_PD_VALUE_MSK (0x3) GENMASK > +#define AT91_SFRBU_25LDOCR_PD_VALUE(v) ((v) & AT91_SFRBU_PD_VALUE_MSK) /* LDOANA Pull-down value */ this macro is not necessary, you can use FIELD_PREP with the previous define. -- Alexandre Belloni, co-owner and COO, Bootlin Embedded Linux and Kernel engineering https://bootlin.com _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel