From: Ricardo Koller <ricarkol@google.com>
To: Raghavendra Rao Ananta <rananta@google.com>
Cc: Paolo Bonzini <pbonzini@redhat.com>,
Marc Zyngier <maz@kernel.org>, Andrew Jones <drjones@redhat.com>,
James Morse <james.morse@arm.com>,
Alexandru Elisei <alexandru.elisei@arm.com>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
Catalin Marinas <catalin.marinas@arm.com>,
Will Deacon <will@kernel.org>, Peter Shier <pshier@google.com>,
Oliver Upton <oupton@google.com>,
Reiji Watanabe <reijiw@google.com>,
Jing Zhang <jingzhangos@google.com>,
linux-arm-kernel@lists.infradead.org,
kvmarm@lists.cs.columbia.edu, linux-kernel@vger.kernel.org,
kvm@vger.kernel.org
Subject: Re: [PATCH v5 04/14] KVM: arm64: selftests: Introduce ARM64_SYS_KVM_REG
Date: Mon, 13 Sep 2021 14:43:50 -0700 [thread overview]
Message-ID: <YT/GFj9GVv6ZD8I5@google.com> (raw)
In-Reply-To: <20210913204930.130715-5-rananta@google.com>
On Mon, Sep 13, 2021 at 08:49:20PM +0000, Raghavendra Rao Ananta wrote:
> With the inclusion of sysreg.h, that brings in system register
> encodings, it would be redundant to re-define register encodings
> again in processor.h to use it with ARM64_SYS_REG for the KVM
> functions such as set_reg() or get_reg(). Hence, add helper macro,
> ARM64_SYS_KVM_REG, that converts SYS_* definitions in sysreg.h
> into ARM64_SYS_REG definitions.
>
> Also replace all the users of ARM64_SYS_REG, relying on
> the encodings created in processor.h, with ARM64_SYS_KVM_REG and
> remove the definitions.
>
> Signed-off-by: Raghavendra Rao Ananta <rananta@google.com>
> ---
> .../selftests/kvm/aarch64/debug-exceptions.c | 2 +-
> .../selftests/kvm/aarch64/psci_cpu_on_test.c | 2 +-
> .../selftests/kvm/include/aarch64/processor.h | 20 ++++++++++---------
> .../selftests/kvm/lib/aarch64/processor.c | 16 +++++++--------
> 4 files changed, 21 insertions(+), 19 deletions(-)
>
> diff --git a/tools/testing/selftests/kvm/aarch64/debug-exceptions.c b/tools/testing/selftests/kvm/aarch64/debug-exceptions.c
> index 11fd23e21cb4..ea189d83abf7 100644
> --- a/tools/testing/selftests/kvm/aarch64/debug-exceptions.c
> +++ b/tools/testing/selftests/kvm/aarch64/debug-exceptions.c
> @@ -190,7 +190,7 @@ static int debug_version(struct kvm_vm *vm)
> {
> uint64_t id_aa64dfr0;
>
> - get_reg(vm, VCPU_ID, ARM64_SYS_REG(ID_AA64DFR0_EL1), &id_aa64dfr0);
> + get_reg(vm, VCPU_ID, KVM_ARM64_SYS_REG(SYS_ID_AA64DFR0_EL1), &id_aa64dfr0);
> return id_aa64dfr0 & 0xf;
> }
>
> diff --git a/tools/testing/selftests/kvm/aarch64/psci_cpu_on_test.c b/tools/testing/selftests/kvm/aarch64/psci_cpu_on_test.c
> index 018c269990e1..4c5f6814030f 100644
> --- a/tools/testing/selftests/kvm/aarch64/psci_cpu_on_test.c
> +++ b/tools/testing/selftests/kvm/aarch64/psci_cpu_on_test.c
> @@ -91,7 +91,7 @@ int main(void)
> init.features[0] |= (1 << KVM_ARM_VCPU_POWER_OFF);
> aarch64_vcpu_add_default(vm, VCPU_ID_TARGET, &init, guest_main);
>
> - get_reg(vm, VCPU_ID_TARGET, ARM64_SYS_REG(MPIDR_EL1), &target_mpidr);
> + get_reg(vm, VCPU_ID_TARGET, KVM_ARM64_SYS_REG(SYS_MPIDR_EL1), &target_mpidr);
> vcpu_args_set(vm, VCPU_ID_SOURCE, 1, target_mpidr & MPIDR_HWID_BITMASK);
> vcpu_run(vm, VCPU_ID_SOURCE);
>
> diff --git a/tools/testing/selftests/kvm/include/aarch64/processor.h b/tools/testing/selftests/kvm/include/aarch64/processor.h
> index 7989e832cafb..93797783abad 100644
> --- a/tools/testing/selftests/kvm/include/aarch64/processor.h
> +++ b/tools/testing/selftests/kvm/include/aarch64/processor.h
> @@ -16,15 +16,17 @@
> #define ARM64_CORE_REG(x) (KVM_REG_ARM64 | KVM_REG_SIZE_U64 | \
> KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(x))
>
> -#define CPACR_EL1 3, 0, 1, 0, 2
> -#define TCR_EL1 3, 0, 2, 0, 2
> -#define MAIR_EL1 3, 0, 10, 2, 0
> -#define MPIDR_EL1 3, 0, 0, 0, 5
> -#define TTBR0_EL1 3, 0, 2, 0, 0
> -#define SCTLR_EL1 3, 0, 1, 0, 0
> -#define VBAR_EL1 3, 0, 12, 0, 0
> -
> -#define ID_AA64DFR0_EL1 3, 0, 0, 5, 0
> +/*
> + * KVM_ARM64_SYS_REG(sys_reg_id): Helper macro to convert
> + * SYS_* register definitions in asm/sysreg.h to use in KVM
> + * calls such as get_reg() and set_reg().
> + */
> +#define KVM_ARM64_SYS_REG(sys_reg_id) \
> + ARM64_SYS_REG(sys_reg_Op0(sys_reg_id), \
> + sys_reg_Op1(sys_reg_id), \
> + sys_reg_CRn(sys_reg_id), \
> + sys_reg_CRm(sys_reg_id), \
> + sys_reg_Op2(sys_reg_id))
>
> /*
> * Default MAIR
> diff --git a/tools/testing/selftests/kvm/lib/aarch64/processor.c b/tools/testing/selftests/kvm/lib/aarch64/processor.c
> index 632b74d6b3ca..db64ee206064 100644
> --- a/tools/testing/selftests/kvm/lib/aarch64/processor.c
> +++ b/tools/testing/selftests/kvm/lib/aarch64/processor.c
> @@ -232,10 +232,10 @@ void aarch64_vcpu_setup(struct kvm_vm *vm, int vcpuid, struct kvm_vcpu_init *ini
> * Enable FP/ASIMD to avoid trapping when accessing Q0-Q15
> * registers, which the variable argument list macros do.
> */
> - set_reg(vm, vcpuid, ARM64_SYS_REG(CPACR_EL1), 3 << 20);
> + set_reg(vm, vcpuid, KVM_ARM64_SYS_REG(SYS_CPACR_EL1), 3 << 20);
>
> - get_reg(vm, vcpuid, ARM64_SYS_REG(SCTLR_EL1), &sctlr_el1);
> - get_reg(vm, vcpuid, ARM64_SYS_REG(TCR_EL1), &tcr_el1);
> + get_reg(vm, vcpuid, KVM_ARM64_SYS_REG(SYS_SCTLR_EL1), &sctlr_el1);
> + get_reg(vm, vcpuid, KVM_ARM64_SYS_REG(SYS_TCR_EL1), &tcr_el1);
>
> switch (vm->mode) {
> case VM_MODE_P52V48_4K:
> @@ -273,10 +273,10 @@ void aarch64_vcpu_setup(struct kvm_vm *vm, int vcpuid, struct kvm_vcpu_init *ini
> tcr_el1 |= (1 << 8) | (1 << 10) | (3 << 12);
> tcr_el1 |= (64 - vm->va_bits) /* T0SZ */;
>
> - set_reg(vm, vcpuid, ARM64_SYS_REG(SCTLR_EL1), sctlr_el1);
> - set_reg(vm, vcpuid, ARM64_SYS_REG(TCR_EL1), tcr_el1);
> - set_reg(vm, vcpuid, ARM64_SYS_REG(MAIR_EL1), DEFAULT_MAIR_EL1);
> - set_reg(vm, vcpuid, ARM64_SYS_REG(TTBR0_EL1), vm->pgd);
> + set_reg(vm, vcpuid, KVM_ARM64_SYS_REG(SYS_SCTLR_EL1), sctlr_el1);
> + set_reg(vm, vcpuid, KVM_ARM64_SYS_REG(SYS_TCR_EL1), tcr_el1);
> + set_reg(vm, vcpuid, KVM_ARM64_SYS_REG(SYS_MAIR_EL1), DEFAULT_MAIR_EL1);
> + set_reg(vm, vcpuid, KVM_ARM64_SYS_REG(SYS_TTBR0_EL1), vm->pgd);
> }
>
> void vcpu_dump(FILE *stream, struct kvm_vm *vm, uint32_t vcpuid, uint8_t indent)
> @@ -362,7 +362,7 @@ void vcpu_init_descriptor_tables(struct kvm_vm *vm, uint32_t vcpuid)
> {
> extern char vectors;
>
> - set_reg(vm, vcpuid, ARM64_SYS_REG(VBAR_EL1), (uint64_t)&vectors);
> + set_reg(vm, vcpuid, KVM_ARM64_SYS_REG(SYS_VBAR_EL1), (uint64_t)&vectors);
> }
>
> void route_exception(struct ex_regs *regs, int vector)
> --
> 2.33.0.309.g3052b89438-goog
>
Reviewed-by: Ricardo Koller <ricarkol@google.com>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-09-13 21:46 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-13 20:49 [PATCH v5 00/14] KVM: arm64: selftests: Introduce arch_timer selftest Raghavendra Rao Ananta
2021-09-13 20:49 ` [PATCH v5 01/14] KVM: arm64: selftests: Add MMIO readl/writel support Raghavendra Rao Ananta
2021-09-13 20:49 ` [PATCH v5 02/14] tools: arm64: Import sysreg.h Raghavendra Rao Ananta
2021-09-13 20:49 ` [PATCH v5 03/14] KVM: arm64: selftests: Use read/write definitions from sysreg.h Raghavendra Rao Ananta
2021-09-13 20:49 ` [PATCH v5 04/14] KVM: arm64: selftests: Introduce ARM64_SYS_KVM_REG Raghavendra Rao Ananta
2021-09-13 21:43 ` Ricardo Koller [this message]
2021-09-13 20:49 ` [PATCH v5 05/14] KVM: arm64: selftests: Add support for cpu_relax Raghavendra Rao Ananta
2021-09-13 20:49 ` [PATCH v5 06/14] KVM: arm64: selftests: Add basic support for arch_timers Raghavendra Rao Ananta
2021-09-13 20:49 ` [PATCH v5 07/14] KVM: arm64: selftests: Add basic support to generate delays Raghavendra Rao Ananta
2021-09-13 20:49 ` [PATCH v5 08/14] KVM: arm64: selftests: Add support to disable and enable local IRQs Raghavendra Rao Ananta
2021-09-13 20:49 ` [PATCH v5 09/14] KVM: arm64: selftests: Add guest support to get the vcpuid Raghavendra Rao Ananta
2021-09-13 21:21 ` Ricardo Koller
2021-09-13 20:49 ` [PATCH v5 10/14] KVM: arm64: selftests: Add light-weight spinlock support Raghavendra Rao Ananta
2021-09-13 20:49 ` [PATCH v5 11/14] KVM: arm64: selftests: Add basic GICv3 support Raghavendra Rao Ananta
2021-09-13 21:38 ` Ricardo Koller
2021-09-13 20:49 ` [PATCH v5 12/14] KVM: arm64: selftests: Add host support for vGIC Raghavendra Rao Ananta
2021-09-13 21:19 ` Ricardo Koller
2021-09-13 20:49 ` [PATCH v5 13/14] KVM: arm64: selftests: Add arch_timer test Raghavendra Rao Ananta
2021-09-13 20:49 ` [PATCH v5 14/14] KVM: arm64: selftests: arch_timer: Support vCPU migration Raghavendra Rao Ananta
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YT/GFj9GVv6ZD8I5@google.com \
--to=ricarkol@google.com \
--cc=alexandru.elisei@arm.com \
--cc=catalin.marinas@arm.com \
--cc=drjones@redhat.com \
--cc=james.morse@arm.com \
--cc=jingzhangos@google.com \
--cc=kvm@vger.kernel.org \
--cc=kvmarm@lists.cs.columbia.edu \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=maz@kernel.org \
--cc=oupton@google.com \
--cc=pbonzini@redhat.com \
--cc=pshier@google.com \
--cc=rananta@google.com \
--cc=reijiw@google.com \
--cc=suzuki.poulose@arm.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).