From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-14.4 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CA48FC433EF for ; Tue, 7 Sep 2021 18:26:04 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 95552610A3 for ; Tue, 7 Sep 2021 18:26:04 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 95552610A3 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=7X6OPlI8FOuoGGLaM3Em+XToZ2evdWTnefMgLcOtojs=; b=Ls8admPMBP53bM SPV/YfRLdwKrC15mV8EwGyv835CwqCtkAAgDbEw0sHMhgDqw/JVT4LDjoxhehotmA+9CqvYeud0c8 kM4mVy9hwU0IpaeFj6FkkVKOaSt/2sw5qLsxxEqPuuKalNZQAJED3DT82rsjQp9O1rCGHavaWgQQ8 0HhDShBoM0NBf0czvh8fOVFIy0BOr5MbFVxuyMDYIAb+kO16gD7fzsL5eiXLXNbP3adpRwsN3q94d 15amFucCTe92fJDoMMtH5AAKTVv1aGeOvIrTGKXfq4kZu0aSF6ju4rkU4L54HOasP3iHYoI3X9SEG FAwdNa3ZU2Hms4Hv2uWA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mNflQ-004RqP-Qq; Tue, 07 Sep 2021 18:24:08 +0000 Received: from mail-oi1-f173.google.com ([209.85.167.173]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mNflN-004Rpq-BG for linux-arm-kernel@lists.infradead.org; Tue, 07 Sep 2021 18:24:06 +0000 Received: by mail-oi1-f173.google.com with SMTP id v2so45531oie.6 for ; Tue, 07 Sep 2021 11:24:04 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=xOZK9HeA+f0nYZagIgOWI8O/YEDsHND1iSu6Vm2M6zo=; b=Q8R+qSPBjgtCtxZVDORIspIv4qNojHr90NT1ulXanqYRrxx1FUI9F61+8lC722XC1g Dkhq/LCwk+XJN/labCS/7oy0l8P24FRO8bgh+4JR+q7M99oCt1bKraKZpk1R1oM9ls7w 73Re31qwlKfQxElxcPA397g7ee5xQpnoEo/gKzjNX0rbyVBXnuiHLn3ypa66SyDRSqVt 2JeecLGlFXdP8w/yLvD5fBM1wsHQ+LQxuCAMvSr5WC6ox6S9udi8nDI9RebUh5atCgUJ 8TGzM1hY/c/jc5+sKOK7t3f7oN++Muai8jAKiS7P55C5sj06CwIyakVOW7kcBqxBo+tV g7fA== X-Gm-Message-State: AOAM531/eMeXnEJZgn4jziTVv8o9ShopmzOsNTPdzy+Nu7hCJCnS325Q ZQE2gKZxnhKtiEcsByk9BQ== X-Google-Smtp-Source: ABdhPJw1Y3//Zx0P1mMOmsULYvzFYUu7GalyTb4h9oIPkCO2x1L/4EQOA9uVJOLSIthZWYgwmeJVpw== X-Received: by 2002:aca:f143:: with SMTP id p64mr4047412oih.161.1631039044112; Tue, 07 Sep 2021 11:24:04 -0700 (PDT) Received: from robh.at.kernel.org (66-90-148-213.dyn.grandenetworks.net. [66.90.148.213]) by smtp.gmail.com with ESMTPSA id l4sm2513988oth.4.2021.09.07.11.24.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Sep 2021 11:24:03 -0700 (PDT) Received: (nullmailer pid 99324 invoked by uid 1000); Tue, 07 Sep 2021 18:24:02 -0000 Date: Tue, 7 Sep 2021 13:24:02 -0500 From: Rob Herring To: Bhaskara Budiredla Cc: will@kernel.org, mark.rutland@arm.com, sgoutham@marvell.com, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v4 2/2] dt-bindings: perf: Add YAML schemas for Marvell CN10K LLC-TAD pmu bindings Message-ID: References: <20210901150105.18863-1-bbudiredla@marvell.com> <20210901150105.18863-3-bbudiredla@marvell.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20210901150105.18863-3-bbudiredla@marvell.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210907_112405_435186_DA1CE986 X-CRM114-Status: GOOD ( 18.63 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Wed, Sep 01, 2021 at 08:31:05PM +0530, Bhaskara Budiredla wrote: > Add device tree bindings for Last-level-cache Tag-and-data > (LLC-TAD) unit PMU for Marvell CN10K SoCs. > > Signed-off-by: Bhaskara Budiredla > --- > .../bindings/perf/marvell-cn10k-tad.yaml | 60 +++++++++++++++++++ marvell,cn10k-tad-pmu.yaml > 1 file changed, 60 insertions(+) > create mode 100644 Documentation/devicetree/bindings/perf/marvell-cn10k-tad.yaml > > diff --git a/Documentation/devicetree/bindings/perf/marvell-cn10k-tad.yaml b/Documentation/devicetree/bindings/perf/marvell-cn10k-tad.yaml > new file mode 100644 > index 000000000000..18e9499f2df8 > --- /dev/null > +++ b/Documentation/devicetree/bindings/perf/marvell-cn10k-tad.yaml > @@ -0,0 +1,60 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/perf/marvell-cn10k-tad.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Marvell CN10K LLC-TAD performance monitor > + > +maintainers: > + - Bhaskara Budiredla > + > +description: | > + The Tag-and-Data units (TADs) maintain coherence and contain CN10K > + shared on-chip last level cache (LLC). The tad pmu measures the > + performance of last-level cache. Each tad pmu supports up to eight > + counters. > + > + The DT setup comprises of number of tad blocks, the sizes of pmu > + regions, tad blocks and overall base address of the HW. > + > +properties: > + compatible: > + const: marvell,cn10k-tad-pmu > + > + tad-cnt: > + maxItems: 1 > + > + tad-page-size: > + maxItems: 1 > + > + tad-pmu-page-size: > + maxItems: 1 These all need vendor prefix, a type, description, and any constraints. > + > + reg: > + maxItems: 1 > + > +required: > + - compatible > + - tad-cnt > + - tad-page-size > + - tad-pmu-page-size > + - reg > + > +additionalProperties: false > + > +examples: > + - | > + > + tad { > + #address-cells = <2>; > + #size-cells = <2>; > + > + tad_pmu@80000000 { pmu@... > + compatible = "marvell,cn10k-tad-pmu"; > + tad-cnt = <1>; > + tad-page-size = <0x1000>; > + tad-pmu-page-size = <0x1000>; > + reg = <0x87e2 0x80000000 0x0 0x1000>; > + }; > + }; > -- > 2.17.1 > > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel