From: Vinod Koul <vkoul@kernel.org>
To: Sai Prakash Ranjan <quic_saipraka@quicinc.com>
Cc: Andy Gross <agross@kernel.org>,
Bjorn Andersson <bjorn.andersson@linaro.org>,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org,
Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>,
Rajendra Nayak <quic_rjendra@quicinc.com>,
Prasad <quic_psodagud@quicinc.com>
Subject: Re: [PATCHv2 0/9] soc: qcom: llcc: Add LLCC support for SM8450 SoC
Date: Sun, 6 Feb 2022 19:43:20 +0530 [thread overview]
Message-ID: <Yf/XgGSHE9PwYrz0@matsya> (raw)
In-Reply-To: <cover.1643355594.git.quic_saipraka@quicinc.com>
On 28-01-22, 13:17, Sai Prakash Ranjan wrote:
> This patch series adds support for LLCC on SM8450 SoC. It mainly
> consists of LLCC driver changes to incorporate newer LLCC HW found
> on SM8450 SoC and the corresponding DT bits to enable LLCC.
> Based on qcom/for-next branch.
I have tested this on SM8450 QRD and MTP
Tested-by: Vinod Koul <vkoul@kernel.org>
--
~Vinod
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2022-02-06 14:14 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-01-28 7:47 [PATCHv2 0/9] soc: qcom: llcc: Add LLCC support for SM8450 SoC Sai Prakash Ranjan
2022-01-28 7:47 ` [PATCHv2 1/9] soc: qcom: llcc: Add support for 16 ways of allocation Sai Prakash Ranjan
2022-01-28 7:47 ` [PATCHv2 2/9] soc: qcom: llcc: Update the logic for version info extraction Sai Prakash Ranjan
2022-01-28 7:47 ` [PATCHv2 3/9] soc: qcom: llcc: Add write-cache cacheable support Sai Prakash Ranjan
2022-01-28 7:47 ` [PATCHv2 4/9] soc: qcom: llcc: Add missing llcc configuration data Sai Prakash Ranjan
2022-01-28 7:47 ` [PATCHv2 5/9] soc: qcom: llcc: Update register offsets for newer LLCC HW Sai Prakash Ranjan
2022-01-28 7:47 ` [PATCHv2 6/9] soc: qcom: llcc: Add configuration data for SM8450 SoC Sai Prakash Ranjan
2022-01-28 7:47 ` [PATCHv2 7/9] dt-bindings: arm: msm: Add LLCC compatible for SM8350 Sai Prakash Ranjan
2022-02-06 14:32 ` Krzysztof Kozlowski
2022-01-28 7:47 ` [PATCHv2 8/9] dt-bindings: arm: msm: Add LLCC compatible for SM8450 Sai Prakash Ranjan
2022-02-06 14:33 ` Krzysztof Kozlowski
2022-01-28 7:47 ` [PATCHv2 9/9] arm64: dts: qcom: sm8450: Add LLCC/system-cache-controller node Sai Prakash Ranjan
2022-02-06 14:13 ` Vinod Koul [this message]
2022-02-09 13:01 ` [PATCHv2 0/9] soc: qcom: llcc: Add LLCC support for SM8450 SoC Sai Prakash Ranjan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Yf/XgGSHE9PwYrz0@matsya \
--to=vkoul@kernel.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=quic_psodagud@quicinc.com \
--cc=quic_rjendra@quicinc.com \
--cc=quic_saipraka@quicinc.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox