From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E732DECAAD3 for ; Fri, 9 Sep 2022 20:28:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=UPByat3FJc5veIdnEl0iSzIC3XXNINfQ/z9qrswgp9k=; b=swKCEuy05xS+3w aW+pKy1VO1HC5Dk4aOGn8g/QuXTl0U9q+JtSikTvcylPVW8wFHNc1SYBfMLsUc/1gXH4IEha0mVnm lckKYHIfmnmEpNlRZ+ZLm2hkiFqQXWHB7p8+BHnzyeFvCK6UYikIVkEhKlegn9Zc5YYQ8M8ZAN5oR PemO1mDGl4urjz9xRHgWlUVqwxZOuO06GBqcWXQvPrkuyvzAm1auiVmui4Wqu9YxqqnhA2D/H0OcN ylFxO1bFrwM71hTxfI9McBkD7banApqwPKqoPYR9dScYHyS9IdFuNcRtL3Ztab9O32xSzNUUz0A7K MOGoae3BnSuW0cnb3N4Q==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oWkak-002bAD-7x; Fri, 09 Sep 2022 20:27:10 +0000 Received: from mail-pf1-x42f.google.com ([2607:f8b0:4864:20::42f]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oWkag-002b93-Uq for linux-arm-kernel@lists.infradead.org; Fri, 09 Sep 2022 20:27:08 +0000 Received: by mail-pf1-x42f.google.com with SMTP id z187so2669830pfb.12 for ; Fri, 09 Sep 2022 13:27:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20210112; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date; bh=1rg+8CXL6LaxUGYAq9loFt3B/Y3f1yZ+leG8YKVuchA=; b=F++FswWLhpOx97hpq7r+1kbkeUu3uGHk5cy97ldga0Mv2+4zasp7kBg/n1QDheX3rW TdqaJRXEB3SYJyPwfK5juSJMA/+JzZtv3rNr+UEthRuYfWvOBokDmhyoPtpr/bHClXJ4 HtLPmv1iBLuilVv8Zn0Ieo4l9/QcdmQFnLAMpqVECGh7kYmAjn4TOUYetrx6EFt2CUUO GdBsC2BixJubJwcX5W27xJqpgJFx0SZMDbLhPM7+VkYDIhAKuufd5W2qCL95hLdcnBhP 4JGbssWYrifX0uZKes5ZeFgl/me2uRKqMNpv/HjE57qn/AVmYBvZRvMH90MX8bxq8VuD OO8Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date; bh=1rg+8CXL6LaxUGYAq9loFt3B/Y3f1yZ+leG8YKVuchA=; b=FMOqxdPE6WfHNH2EYmR/vElZ80py1olFvSBzWKgQ3PElTkBqC8xmqZNV414pGUUr7A d8Zm4CC78appytWN5ho8d07jF9rnzQqxYuFiR9gA0ySzwhyth72lkI5uAcp4HSLgxIcy H5iutY2ixduB/onVKXWkfok/BjUVa0K8Wyyu1qGvLNHh/GvTDVkONH927n1SzopPl7Yq 01Bj/W4xLCicfs9r/FP4ADqLjpQqfJTc4h6tMqP+xbW7pgwqfZtkgU4/4mO5nNm2QKG8 w9Ap4vpLvF5VyFdHqw06cw1ynIWbT1ri6uSmt8XFSp2Mujw1JzJ4GYvJYV/F2PRx1aDa t/bA== X-Gm-Message-State: ACgBeo20H8sFdwBtkjPA7a4xRCCWU+61eK1taJhK66cChH2vK9Ns9/EA 0P6qymn+jLqP/8I3GmedjNtoLQ== X-Google-Smtp-Source: AA6agR4yZyXcycdC0EpSzkrPaP60iJdEbTBcmyCScHpsjn1U3y13tT7pQo9csrz53VqCQto1Y6MEKw== X-Received: by 2002:a05:6a00:1a04:b0:52a:d4dc:5653 with SMTP id g4-20020a056a001a0400b0052ad4dc5653mr15834974pfv.69.1662755223017; Fri, 09 Sep 2022 13:27:03 -0700 (PDT) Received: from google.com (220.181.82.34.bc.googleusercontent.com. [34.82.181.220]) by smtp.gmail.com with ESMTPSA id l3-20020a170903244300b00176a5767fb0sm899132pls.94.2022.09.09.13.27.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 09 Sep 2022 13:27:02 -0700 (PDT) Date: Fri, 9 Sep 2022 13:26:58 -0700 From: Ricardo Koller To: Reiji Watanabe Cc: Marc Zyngier , kvmarm@lists.cs.columbia.edu, kvm@vger.kernel.org, Linux ARM , James Morse , Alexandru Elisei , Suzuki K Poulose , Paolo Bonzini , Andrew Jones , Oliver Upton , Jing Zhang , Raghavendra Rao Anata Subject: Re: [PATCH 7/9] KVM: arm64: selftests: Add a test case for a linked breakpoint Message-ID: References: <20220825050846.3418868-1-reijiw@google.com> <20220825050846.3418868-8-reijiw@google.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220909_132707_019844_03AF493E X-CRM114-Status: GOOD ( 36.23 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Fri, Sep 09, 2022 at 01:18:28PM -0700, Ricardo Koller wrote: > On Thu, Aug 25, 2022 at 06:29:34PM -0700, Reiji Watanabe wrote: > > On Wed, Aug 24, 2022 at 10:10 PM Reiji Watanabe wrote: > > > > > > Currently, the debug-exceptions test doesn't have a test case for > > > a linked breakpoint. Add a test case for the linked breakpoint to > > > the test. > > > > > > Signed-off-by: Reiji Watanabe > > > > > > --- > > > .../selftests/kvm/aarch64/debug-exceptions.c | 59 +++++++++++++++++-- > > > 1 file changed, 55 insertions(+), 4 deletions(-) > > > > > > diff --git a/tools/testing/selftests/kvm/aarch64/debug-exceptions.c b/tools/testing/selftests/kvm/aarch64/debug-exceptions.c > > > index ab8860e3a9fa..9fccfeebccd3 100644 > > > --- a/tools/testing/selftests/kvm/aarch64/debug-exceptions.c > > > +++ b/tools/testing/selftests/kvm/aarch64/debug-exceptions.c > > > @@ -11,6 +11,10 @@ > > > #define DBGBCR_EXEC (0x0 << 3) > > > #define DBGBCR_EL1 (0x1 << 1) > > > #define DBGBCR_E (0x1 << 0) > > > +#define DBGBCR_LBN_SHIFT 16 > > > +#define DBGBCR_BT_SHIFT 20 > > > +#define DBGBCR_BT_ADDR_LINK_CTX (0x1 << DBGBCR_BT_SHIFT) > > > +#define DBGBCR_BT_CTX_LINK (0x3 << DBGBCR_BT_SHIFT) > > > > > > #define DBGWCR_LEN8 (0xff << 5) > > > #define DBGWCR_RD (0x1 << 3) > > > @@ -21,7 +25,7 @@ > > > #define SPSR_D (1 << 9) > > > #define SPSR_SS (1 << 21) > > > > > > -extern unsigned char sw_bp, sw_bp2, hw_bp, hw_bp2, bp_svc, bp_brk, hw_wp, ss_start; > > > +extern unsigned char sw_bp, sw_bp2, hw_bp, hw_bp2, bp_svc, bp_brk, hw_wp, ss_start, hw_bp_ctx; > > > static volatile uint64_t sw_bp_addr, hw_bp_addr; > > > static volatile uint64_t wp_addr, wp_data_addr; > > > static volatile uint64_t svc_addr; > > > @@ -103,6 +107,7 @@ static void reset_debug_state(void) > > > isb(); > > > > > > write_sysreg(0, mdscr_el1); > > > + write_sysreg(0, contextidr_el1); > > > > > > /* Reset all bcr/bvr/wcr/wvr registers */ > > > dfr0 = read_sysreg(id_aa64dfr0_el1); > > > @@ -164,6 +169,28 @@ static void install_hw_bp(uint8_t bpn, uint64_t addr) > > > enable_debug_bwp_exception(); > > > } > > > > > > +void install_hw_bp_ctx(uint8_t addr_bp, uint8_t ctx_bp, uint64_t addr, > > > + uint64_t ctx) > > > +{ > > > + uint32_t addr_bcr, ctx_bcr; > > > + > > > + /* Setup a context-aware breakpoint */ > > > + ctx_bcr = DBGBCR_LEN8 | DBGBCR_EXEC | DBGBCR_EL1 | DBGBCR_E | > > > + DBGBCR_BT_CTX_LINK; > > > + write_dbgbcr(ctx_bp, ctx_bcr); > > > + write_dbgbvr(ctx_bp, ctx); > > > + > > > + /* Setup a linked breakpoint (linked to the context-aware breakpoint) */ > > > + addr_bcr = DBGBCR_LEN8 | DBGBCR_EXEC | DBGBCR_EL1 | DBGBCR_E | > > > + DBGBCR_BT_ADDR_LINK_CTX | > > > + ((uint32_t)ctx_bp << DBGBCR_LBN_SHIFT); > > > + write_dbgbcr(addr_bp, addr_bcr); > > > + write_dbgbvr(addr_bp, addr); > > > + isb(); > > > + > > > + enable_debug_bwp_exception(); > > > +} > > > + > > > static void install_ss(void) > > > { > > > uint32_t mdscr; > > > @@ -177,8 +204,10 @@ static void install_ss(void) > > > > > > static volatile char write_data; > > > > > > -static void guest_code(uint8_t bpn, uint8_t wpn) > > > +static void guest_code(uint8_t bpn, uint8_t wpn, uint8_t ctx_bpn) > > > { > > > + uint64_t ctx = 0x1; /* a random context number */ > > > + > > > GUEST_SYNC(0); > > > > > > /* Software-breakpoint */ > > > @@ -281,6 +310,19 @@ static void guest_code(uint8_t bpn, uint8_t wpn) > > > : : : "x0"); > > > GUEST_ASSERT_EQ(ss_addr[0], 0); > > > > > > > I've just noticed that I should add GUEST_SYNC(10) here, use > > GUEST_SYNC(11) for the following test case, and update the > > stage limit value in the loop in userspace code. > > > > Or I might consider removing the stage management code itself. > > It doesn't appear to be very useful to me, and I would think > > we could easily forget to update it :-) > > > > Thank you, > > Reiji > > > > Yes, it's better to remove it. The intention was to make sure the guest > generates the expected sequence of exits. In this case for example, > "1, .., 11, DONE" would be correct, but "1, .., 11, 12, DONE" would not. Sorry, the correct sequence should be "1, .., 10, DONE". And also, what I meant to say is that *original* intention was to check that, which wasn't actually completed as the incorrect sequence would also succeed. > > > > + /* Linked hardware-breakpoint */ > > > + hw_bp_addr = 0; > > > + reset_debug_state(); > > > + install_hw_bp_ctx(bpn, ctx_bpn, PC(hw_bp_ctx), ctx); > > > + /* Set context id */ > > > + write_sysreg(ctx, contextidr_el1); > > > + isb(); > > > + asm volatile("hw_bp_ctx: nop"); > > > + write_sysreg(0, contextidr_el1); > > > + GUEST_ASSERT_EQ(hw_bp_addr, PC(hw_bp_ctx)); > > > + > > > + GUEST_SYNC(10); > > > + > > > GUEST_DONE(); > > > } > > > > > > @@ -327,6 +369,7 @@ int main(int argc, char *argv[]) > > > struct ucall uc; > > > int stage; > > > uint64_t aa64dfr0; > > > + uint8_t brps; > > > > > > vm = vm_create_with_one_vcpu(&vcpu, guest_code); > > > ucall_init(vm, NULL); > > > @@ -349,8 +392,16 @@ int main(int argc, char *argv[]) > > > vm_install_sync_handler(vm, VECTOR_SYNC_CURRENT, > > > ESR_EC_SVC64, guest_svc_handler); > > > > > > - /* Run tests with breakpoint#0 and watchpoint#0. */ > > > - vcpu_args_set(vcpu, 2, 0, 0); > > > + /* Number of breakpoints, minus 1 */ > > > + brps = cpuid_get_ufield(aa64dfr0, ID_AA64DFR0_BRPS_SHIFT); > > > + __TEST_REQUIRE(brps > 0, "At least two breakpoints are required"); > > > + > > > + /* > > > + * Run tests with breakpoint#0 and watchpoint#0, and the higiest > > > + * numbered (context-aware) breakpoint. > > > + */ > > > + vcpu_args_set(vcpu, 3, 0, 0, brps); > > > + > > > for (stage = 0; stage < 11; stage++) { > > > vcpu_run(vcpu); > > > > > > -- > > > 2.37.1.595.g718a3a8f04-goog > > > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel