From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A3D8ECDB47E for ; Fri, 13 Oct 2023 22:57:48 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: List-Subscribe:List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id: In-Reply-To:MIME-Version:References:Message-ID:Subject:Cc:To:From:Date: Reply-To:Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date :Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=iflKl7QOAZBPLNuLHs5VbN1zHb/6E6xOHtPANNkNuWk=; b=QhUbPsR4vyqtc8p8uBZbt6tjqQ XPNe+O4hmO5hjTrFmU043Mi45dmaFqL9pTFPDiey9l5vmQPbTG20muOniFMXV/vlOL+QY1RUeRqkr sQBATxlQ5b/KUL4lkdbeeGgzXSaiuQsU/0X4UArFKF8NmtZFObsQuquL2bSvV50O9kgS0bGo11+NS xPfbV2XHvqb+2S2GJebPAQCaca+bftfJs2nyVGUi9YaWZG9C8NxHf9Cgiv3IVCYO730tvZce+py4n D3Dki1/LSgkIR8lf2L4cLPH1kB6nbbO7xlBHSMlMPsc/94DQ+amqWZ5Jf7K3SJVYSvYx786qIjrZk UgbOP2Nw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qrR5w-004Qa2-1s; Fri, 13 Oct 2023 22:57:24 +0000 Received: from mail-vs1-xe35.google.com ([2607:f8b0:4864:20::e35]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qrR5t-004QZT-1P for linux-arm-kernel@lists.infradead.org; Fri, 13 Oct 2023 22:57:22 +0000 Received: by mail-vs1-xe35.google.com with SMTP id ada2fe7eead31-4527d65354bso1244208137.0 for ; Fri, 13 Oct 2023 15:57:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1697237839; x=1697842639; darn=lists.infradead.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=6wPwnmETenw6MmBk8K6nY/876otg8xGa1r8lksqWFBc=; b=iO8jxofoN2LDkNiSo/Y6tpKRDMkUZk1kyXzxFTG1nyfmu1NJj+zwwqHcGBMXGDBsWo UbprIWwet5iZwVRsAFYTJh2YzOjIb/kCbNOBCq9uSXknyGB1N4S2/+qAAL7mIU7Qu6AE xqNY6S+CKkVw4XyPv14ttAupZRuu9+aZHv1aM39biyzGz6YemrcceUW5CQcB7rAc5VRc EaI8R5wrV2ViHMYC/tz5ZqnbRsIYCUNgHSSiXYESXglbRDbtDFIiGhTXyZZB70/wBieX oJ9qp1w0xzfAj7pMJVO8tmJj0bbcLTBHShWWHMTURVnYAI7V3mg3/22uv5MKY5RYHcCj N3Bg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1697237839; x=1697842639; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=6wPwnmETenw6MmBk8K6nY/876otg8xGa1r8lksqWFBc=; b=Cfd4Cgb72mVh57W4I4Btk0RFhgfHYElw5KpCZxvm72avvVhlaUYJHAO3EX2rJWUy96 2ErxAx0Q4s7w7yGX8eysEXD3qp6UixQGfREGUBun+gvSPyAS1U7zQO0y7kVrXs2pfLeo BmmO2XGErlXOkbKW3eilfR5mq+BhusTVINSxNTKNkA3FRTs/LoTW4I/e3N9Sb0MwSs4f 9dyQxBy0Z9tPEVbHBwBVFaSuHr23cc8dZa936caPIAsbRDxm4Z4CX0xuyWaUkBInCRqK TlebGNWkUmbVoCJuNp6zB7RkZblNj/htjls+OepjHvbfqouKAu4iuE3+QAMb68NnzMOR dJfA== X-Gm-Message-State: AOJu0YxlJca5uZBlI9IcFChiuXOjXVbIRYcdse23fMhLFpMzX5AYs+Ny KWFZsGAyUITb5OS01aZEexaFtTMsn5vFgYTbO2E= X-Google-Smtp-Source: AGHT+IEm521axeEFcZNtZSTDXsrzq0pBe+Wjc+fnqpTA3yy2QUWHpG+Ba3EbnGKWa7HD0w1qKfSdyg== X-Received: by 2002:a67:ce81:0:b0:454:607d:196f with SMTP id c1-20020a67ce81000000b00454607d196fmr29124394vse.20.1697237838405; Fri, 13 Oct 2023 15:57:18 -0700 (PDT) Received: from fedora (072-189-067-006.res.spectrum.com. [72.189.67.6]) by smtp.gmail.com with ESMTPSA id g13-20020a056102244d00b00450fc8d2c76sm540643vss.28.2023.10.13.15.57.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 13 Oct 2023 15:57:17 -0700 (PDT) Date: Fri, 13 Oct 2023 18:57:15 -0400 From: William Breathitt Gray To: Fabrice Gasnier Cc: lee@kernel.org, alexandre.torgue@foss.st.com, linux-iio@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 0/6] counter: fix, improvements and stm32 timer events support Message-ID: References: <20230922143920.3144249-1-fabrice.gasnier@foss.st.com> MIME-Version: 1.0 In-Reply-To: <20230922143920.3144249-1-fabrice.gasnier@foss.st.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20231013_155721_499990_253542B3 X-CRM114-Status: GOOD ( 22.96 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: multipart/mixed; boundary="===============4362548669046001974==" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org --===============4362548669046001974== Content-Type: multipart/signed; micalg=pgp-sha512; protocol="application/pgp-signature"; boundary="fFNMSGoF3fO7Sh+E" Content-Disposition: inline --fFNMSGoF3fO7Sh+E Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Fri, Sep 22, 2023 at 04:39:14PM +0200, Fabrice Gasnier wrote: > This series combines some fix and improvements to the counter interface, > found while stm32 timer counter driver developements. > It also introduces a new tool that can be used for testing. >=20 > Then, it improves the stm32 timer counter driver by introducing new signa= ls, > e.g. counting frequency, and missing channels. > It also adds support for interrupt based events using the chrdev interfac= e. > Two event types are added in this series: overflows and capture. >=20 > Up to now, stm32 timer counter driver focused mainly on quadrature > encoder feature. With this series, all timer instances can be enabled > for simple counting (with overflow and capture events). Hi Fabrice, Would you give a brief summary of the possible configurations we can have for these devices. For example, the existing driver supports a quadrature counting mode where Channel 1 and Channel 2 serve as A and B inputs; I also see that another mode is a simple tally counter with the internal clock serving as the input. How do Channel 3 and Channel 4 fit in here? If you list out all the possible arrangements, I think it'll help me understand how the signals match up with each particular mode. Thanks, William Breathitt Gray >=20 > Changes in v2: > - counter fix and improvement patch applied, hence dropped in v2 series > - mfd patch applied, hence dropped in v2 series > - revisit watch events tool (mainly command line interface) > - add one patch to rename STM32 Timer counter > - various review comments from v1 >=20 > Fabrice Gasnier (6): > tools/counter: add a flexible watch events tool > counter: stm32-timer-cnt: rename quadrature signal > counter: stm32-timer-cnt: rename counter > counter: stm32-timer-cnt: introduce clock signal > counter: stm32-timer-cnt: populate capture channels and check encoder > counter: stm32-timer-cnt: add support for events >=20 > drivers/counter/stm32-timer-cnt.c | 558 ++++++++++++++++++++++++++- > include/linux/mfd/stm32-timers.h | 15 + > tools/counter/Build | 1 + > tools/counter/Makefile | 12 +- > tools/counter/counter_watch_events.c | 368 ++++++++++++++++++ > 5 files changed, 934 insertions(+), 20 deletions(-) > create mode 100644 tools/counter/counter_watch_events.c >=20 > --=20 > 2.25.1 >=20 --fFNMSGoF3fO7Sh+E Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iHUEARYKAB0WIQSNN83d4NIlKPjon7a1SFbKvhIjKwUCZSnLSwAKCRC1SFbKvhIj KzirAQDCyH9zW+B+KquLIfRNSk5vcmFjucDHtM60OcOVpFTebgEAxPZD+Cu+RmK1 WYaD1a0bSMAQ1xu3JYrlOIxW+sxb5QM= =QW5W -----END PGP SIGNATURE----- --fFNMSGoF3fO7Sh+E-- --===============4362548669046001974== Content-Type: text/plain; charset="us-ascii" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Disposition: inline _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel --===============4362548669046001974==--