From: Sascha Hauer <s.hauer@pengutronix.de>
To: "Peng Fan (OSS)" <peng.fan@oss.nxp.com>
Cc: Abel Vesa <abelvesa@kernel.org>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>, Shawn Guo <shawnguo@kernel.org>,
Pengutronix Kernel Team <kernel@pengutronix.de>,
Fabio Estevam <festevam@gmail.com>, Jacky Bai <ping.bai@nxp.com>,
Ye Li <ye.li@nxp.com>, Dong Aisheng <aisheng.dong@nxp.com>,
linux-clk@vger.kernel.org, imx@lists.linux.dev,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, Abel Vesa <abel.vesa@linaro.org>,
Peng Fan <peng.fan@nxp.com>
Subject: Re: [PATCH v2 01/17] clk: imx: composite-8m: Enable gate clk with mcore_booted
Date: Mon, 13 May 2024 08:39:34 +0200 [thread overview]
Message-ID: <ZkG1put2k33K4c_b@pengutronix.de> (raw)
In-Reply-To: <20240510-imx-clk-v2-1-c998f315d29c@nxp.com>
On Fri, May 10, 2024 at 05:18:56PM +0800, Peng Fan (OSS) wrote:
> From: Peng Fan <peng.fan@nxp.com>
>
> Bootloader might disable some CCM ROOT Slices. So if mcore_booted set with
> display CCM ROOT disabled by Bootloader, kernel display BLK CTRL driver
> imx8m_blk_ctrl_driver_init may hang the system because the BUS clk is
> disabled.
>
> Add back gate ops, but with disable doing nothing, then the CCM ROOT
> will be enabled when used.
>
> Fixes: 489bbee0c983 ("clk: imx: composite-8m: Enable gate clk with mcore_booted")
I can't find this commitish anywhere, also the subject looks like this
patch fixes itself.
> Reviewed-by: Ye Li <ye.li@nxp.com>
> Reviewed-by: Jacky Bai <ping.bai@nxp.com>
> Signed-off-by: Peng Fan <peng.fan@nxp.com>
> ---
> drivers/clk/imx/clk-composite-8m.c | 53 ++++++++++++++++++++++++++++++--------
> 1 file changed, 42 insertions(+), 11 deletions(-)
>
> diff --git a/drivers/clk/imx/clk-composite-8m.c b/drivers/clk/imx/clk-composite-8m.c
> index 8cc07d056a83..f187582ba491 100644
> --- a/drivers/clk/imx/clk-composite-8m.c
> +++ b/drivers/clk/imx/clk-composite-8m.c
> @@ -204,6 +204,34 @@ static const struct clk_ops imx8m_clk_composite_mux_ops = {
> .determine_rate = imx8m_clk_composite_mux_determine_rate,
> };
>
> +static int imx8m_clk_composite_gate_enable(struct clk_hw *hw)
> +{
> + struct clk_gate *gate = to_clk_gate(hw);
> + unsigned long flags;
> + u32 val;
> +
> + spin_lock_irqsave(gate->lock, flags);
> +
> + val = readl(gate->reg);
> + val |= BIT(gate->bit_idx);
> + writel(val, gate->reg);
> +
> + spin_unlock_irqrestore(gate->lock, flags);
> +
> + return 0;
> +}
> +
> +static void imx8m_clk_composite_gate_disable(struct clk_hw *hw)
> +{
> + /* composite clk requires the disable hook */
> +}
> +
> +static const struct clk_ops imx8m_clk_composite_gate_ops = {
> + .enable = imx8m_clk_composite_gate_enable,
> + .disable = imx8m_clk_composite_gate_disable,
> + .is_enabled = clk_gate_is_enabled,
> +};
> +
> struct clk_hw *__imx8m_clk_hw_composite(const char *name,
> const char * const *parent_names,
> int num_parents, void __iomem *reg,
> @@ -217,6 +245,7 @@ struct clk_hw *__imx8m_clk_hw_composite(const char *name,
> struct clk_mux *mux;
> const struct clk_ops *divider_ops;
> const struct clk_ops *mux_ops;
> + const struct clk_ops *gate_ops;
>
> mux = kzalloc(sizeof(*mux), GFP_KERNEL);
> if (!mux)
> @@ -257,20 +286,22 @@ struct clk_hw *__imx8m_clk_hw_composite(const char *name,
> div->flags = CLK_DIVIDER_ROUND_CLOSEST;
>
> /* skip registering the gate ops if M4 is enabled */
This comment doesn't seems to become inaccurate with this patch.
> - if (!mcore_booted) {
> - gate = kzalloc(sizeof(*gate), GFP_KERNEL);
> - if (!gate)
> - goto free_div;
> -
> - gate_hw = &gate->hw;
> - gate->reg = reg;
> - gate->bit_idx = PCG_CGC_SHIFT;
> - gate->lock = &imx_ccm_lock;
> - }
> + gate = kzalloc(sizeof(*gate), GFP_KERNEL);
> + if (!gate)
> + goto free_div;
> +
> + gate_hw = &gate->hw;
> + gate->reg = reg;
> + gate->bit_idx = PCG_CGC_SHIFT;
> + gate->lock = &imx_ccm_lock;
> + if (!mcore_booted)
> + gate_ops = &clk_gate_ops;
> + else
> + gate_ops = &imx8m_clk_composite_gate_ops;
Please use positive logic. It's easier to read.
Sascha
--
Pengutronix e.K. | |
Steuerwalder Str. 21 | http://www.pengutronix.de/ |
31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2024-05-13 6:40 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-05-10 9:18 [PATCH v2 00/17] clk: imx: misc update/fix Peng Fan (OSS)
2024-05-10 9:18 ` [PATCH v2 01/17] clk: imx: composite-8m: Enable gate clk with mcore_booted Peng Fan (OSS)
2024-05-13 6:39 ` Sascha Hauer [this message]
2024-05-13 8:31 ` Peng Fan
2024-05-10 9:18 ` [PATCH v2 02/17] clk: imx: composite-93: keep root clock on when mcore enabled Peng Fan (OSS)
2024-05-10 9:18 ` [PATCH v2 03/17] clk: imx: composite-7ulp: Check the PCC present bit Peng Fan (OSS)
2024-05-13 6:54 ` Sascha Hauer
2024-05-10 9:18 ` [PATCH v2 04/17] clk: imx: fracn-gppll: fix fractional part of PLL getting lost Peng Fan (OSS)
2024-05-10 9:19 ` [PATCH v2 05/17] clk: imx: pll14xx: Add constraint for fvco frequency Peng Fan (OSS)
2024-05-13 12:13 ` Rasmus Villemoes
2024-05-13 12:39 ` Peng Fan
2024-05-13 12:28 ` Rasmus Villemoes
2024-05-13 12:42 ` Peng Fan
2024-05-13 12:40 ` Adam Ford
2024-05-10 9:19 ` [PATCH v2 06/17] clk: imx: pll14xx: use rate_table for audio plls Peng Fan (OSS)
2024-05-13 11:49 ` Rasmus Villemoes
2024-05-13 11:56 ` Peng Fan
2024-05-10 9:19 ` [PATCH v2 07/17] clk: imx: imx8mp-audiomix: remove sdma root clock Peng Fan (OSS)
2024-05-10 9:19 ` [PATCH v2 08/17] clk: imx: imx8mp: fix clock tree update of TF-A managed clocks Peng Fan (OSS)
2024-05-13 12:26 ` Ahmad Fatoum
2024-05-10 9:19 ` [PATCH v2 09/17] clk: imx: Remove CLK_SET_PARENT_GATE for DRAM mux for i.MX7D Peng Fan (OSS)
2024-05-10 9:19 ` [PATCH v2 10/17] clk: imx: add CLK_SET_RATE_PARENT for lcdif_pixel_src " Peng Fan (OSS)
2024-05-10 9:19 ` [PATCH v2 11/17] clk: imx: imx8mn: add sai7_ipg_clk clock settings Peng Fan (OSS)
2024-05-10 9:19 ` [PATCH v2 12/17] clk: imx: imx8mm: Change the 'nand_usdhc_bus' clock to non-critical one Peng Fan (OSS)
2024-05-10 9:19 ` [PATCH v2 13/17] clk: imx: imx8qxp: Add LVDS bypass clocks Peng Fan (OSS)
2024-05-10 9:19 ` [PATCH v2 14/17] clk: imx: imx8qxp: Add clock muxes for MIPI and PHY ref clocks Peng Fan (OSS)
2024-05-10 9:19 ` [PATCH v2 15/17] clk: imx: imx8qxp: Register dc0_bypass0_clk before disp clk Peng Fan (OSS)
2024-05-10 9:19 ` [PATCH v2 16/17] clk: imx: imx8qxp: Parent should be initialized earlier than the clock Peng Fan (OSS)
2024-05-10 9:19 ` [PATCH v2 17/17] clk: imx: fracn-gppll: update rate table Peng Fan (OSS)
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZkG1put2k33K4c_b@pengutronix.de \
--to=s.hauer@pengutronix.de \
--cc=abel.vesa@linaro.org \
--cc=abelvesa@kernel.org \
--cc=aisheng.dong@nxp.com \
--cc=festevam@gmail.com \
--cc=imx@lists.linux.dev \
--cc=kernel@pengutronix.de \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=peng.fan@nxp.com \
--cc=peng.fan@oss.nxp.com \
--cc=ping.bai@nxp.com \
--cc=sboyd@kernel.org \
--cc=shawnguo@kernel.org \
--cc=ye.li@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).