From: JieGan <quic_jiegan@quicinc.com>
To: Suzuki K Poulose <suzuki.poulose@arm.com>
Cc: Mathieu Poirier <mathieu.poirier@linaro.org>,
Alexander Shishkin <alexander.shishkin@linux.intel.com>,
Mike Leach <mike.leach@linaro.org>,
"Rob Herring" <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
James Clark <james.clark@arm.com>,
Jinlong Mao <quic_jinlmao@quicinc.com>,
Leo Yan <leo.yan@linaro.org>, <coresight@lists.linaro.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
Tingwei Zhang <quic_tingweiz@quicinc.com>,
Yuanfang Zhang <quic_yuanfang@quicinc.com>,
"Tao Zhang" <quic_taozha@quicinc.com>,
Trilok Soni <quic_tsoni@quicinc.com>,
"Song Chai" <quic_songchai@quicinc.com>,
<linux-arm-msm@vger.kernel.org>
Subject: Re: [PATCH v2 2/4] dt-bindings: arm: Add binding document for Coresight Control Unit device.
Date: Tue, 9 Jul 2024 14:00:25 +0800 [thread overview]
Message-ID: <ZozR+c7ggXWFwyOG@jiegan-gv.ap.qualcomm.com> (raw)
In-Reply-To: <6a23eb7f-2fad-4a44-bf7c-ab7f01c342f3@arm.com>
On Mon, Jul 08, 2024 at 01:50:11PM +0100, Suzuki K Poulose wrote:
> On 08/07/2024 11:25, JieGan wrote:
> > On Mon, Jul 08, 2024 at 06:10:28PM +0800, JieGan wrote:
> > > On Mon, Jul 08, 2024 at 10:41:55AM +0100, Suzuki K Poulose wrote:
> > > > On 05/07/2024 10:00, Jie Gan wrote:
> > > > > Add binding document for Coresight Control Unit device.
> > > >
> > > > nit: This is again too generic ? corsight-tmc-control-unit ? After all
> > > > thats what it is and not a *generic* coresight control unit ?
> > > >
> > > coresight-tmc-control-unit is much better. We will check it.
> > > > >
> > > > > Signed-off-by: Jie Gan <quic_jiegan@quicinc.com>
> > > > > ---
> > > > > .../bindings/arm/qcom,coresight-ccu.yaml | 87 +++++++++++++++++++
> > > > > 1 file changed, 87 insertions(+)
> > > > > create mode 100644 Documentation/devicetree/bindings/arm/qcom,coresight-ccu.yaml
> > > > >
> > > > > diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-ccu.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-ccu.yaml
> > > > > new file mode 100644
> > > > > index 000000000000..9bb8ced393a7
> > > > > --- /dev/null
> > > > > +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-ccu.yaml
> > > > > @@ -0,0 +1,87 @@
> > > > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> > > > > +%YAML 1.2
> > > > > +---
> > > > > +$id: http://devicetree.org/schemas/arm/qcom,coresight-ccu.yaml#
> > > > > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > > > > +
> > > > > +title: CoreSight Control Unit
> > > > > +
> > > > > +maintainers:
> > > > > + - Yuanfang Zhang <quic_yuanfang@quicinc.com>
> > > > > + - Mao Jinlong <quic_jinlmao@quicinc.com>
> > > > > + - Jie Gan <quic_jiegan@quicinc.com>
> > > > > +
> > > > > +description:
> > > > > + The Coresight Control unit controls various Coresight behaviors.
> > > > > + Used to enable/disable ETR’s data filter function based on trace ID.
> > > > > +
> > > > > +properties:
> > > > > + compatible:
> > > > > + const: qcom,coresight-ccu
> > > > > +
> > > > > + reg:
> > > > > + maxItems: 1
> > > > > +
> > > > > + clocks:
> > > > > + maxItems: 1
> > > > > +
> > > > > + clock-names:
> > > > > + items:
> > > > > + - const: apb_pclk
> > > > > +
> > > > > + reg-names:
> > > > > + items:
> > > > > + - const: ccu-base
> > > > > +
> > > > > + in-ports:
> > > > > + $ref: /schemas/graph.yaml#/properties/ports
> > > > > +
> > > > > + unevaluatedProperties:
> > > > > + patternProperties:
> > > > > + '^port(@[0-7])?$':
> > > > > + description: Input connections from CoreSight Trace bus
> > > > > + $ref: /schemas/graph.yaml#/properties/port
> > > > > +
> > > > > + properties:
> > > > > + qcom,ccu-atid-offset:
> > > >
> > > > Why do we need this atid offset ? Couldn't this be mapped to the "port"
> > > > number ?
> > > >
> > > > e.g, input-port 0 on CCU => Offset x
> > > > input-port 1 on CCU => (Offset x + Size of 1 region)
> > > If the first ATID offset remains constant, it appears to be feasible.
> > > We will consider the possibility of this solution.
> > We just checked the ATID offset varies across different hardware platforms.
> > It defined as 0xf4 on some platforms, and some others defined as 0xf8.
>
> What do you mean ? The offset where you apply the filter changes across
> different platforms ? or different "tmc-control-unit" implementations ?
> Is this discoverable from the device ? We could use different
> compatibles for different "types" of the "devices". Simply adding
> something in the DT is not the right way.
I got your point here. I believe we should consult our hardware engineers first to check it.
We need to figure out the design of ATID offset from hardware perspective. Then we can
propose an alternative approach, such as associating the offset with a compitable value,
to resolve this issue.
>
> >
> > So I think it should be better to define it in device tree node.
>
> No. See above.
>
> Suzuki
>
> >
> > >
> > > >
> > > > I believe I mentioned this in the previous posting too ?
> > > Yes, you mentioned before. I moved it from TMC filed to CCU filed.
> > >
> > > >
> > > > Suzuki
> > > >
> > >
>
Thanks,
Jie
next prev parent reply other threads:[~2024-07-09 6:01 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-07-05 9:00 [PATCH v2 0/4] Coresight: Add Coresight Control Unit driver Jie Gan
2024-07-05 9:00 ` [PATCH v2 1/4] Coresight: Add trace_id function to collect trace ID Jie Gan
2024-07-08 12:36 ` Markus Elfring
2024-07-23 10:30 ` Mike Leach
2024-07-24 7:00 ` JieGan
2024-08-07 1:32 ` JieGan
2024-07-05 9:00 ` [PATCH v2 2/4] dt-bindings: arm: Add binding document for Coresight Control Unit device Jie Gan
2024-07-05 9:07 ` Krzysztof Kozlowski
2024-07-08 0:47 ` JieGan
2024-07-18 2:35 ` JieGan
2024-07-05 10:38 ` Rob Herring (Arm)
2024-07-08 9:41 ` Suzuki K Poulose
2024-07-08 10:10 ` JieGan
2024-07-08 10:25 ` JieGan
2024-07-08 12:50 ` Suzuki K Poulose
2024-07-09 6:00 ` JieGan [this message]
2024-07-11 8:36 ` JieGan
2024-07-11 9:32 ` Suzuki K Poulose
2024-07-15 8:46 ` JieGan
2024-07-05 9:00 ` [PATCH v2 3/4] Coresight: Add Coresight Control Unit driver Jie Gan
2024-07-05 9:11 ` Krzysztof Kozlowski
2024-07-08 3:16 ` JieGan
2024-07-08 10:44 ` Krzysztof Kozlowski
2024-07-09 4:05 ` JieGan
2024-07-08 12:56 ` Markus Elfring
2024-07-05 9:00 ` [PATCH v2 4/4] arm64: dts: qcom: Add CCU and ETR nodes for SA8775p Jie Gan
2024-07-05 9:08 ` Krzysztof Kozlowski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZozR+c7ggXWFwyOG@jiegan-gv.ap.qualcomm.com \
--to=quic_jiegan@quicinc.com \
--cc=alexander.shishkin@linux.intel.com \
--cc=coresight@lists.linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=james.clark@arm.com \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=leo.yan@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mathieu.poirier@linaro.org \
--cc=mike.leach@linaro.org \
--cc=quic_jinlmao@quicinc.com \
--cc=quic_songchai@quicinc.com \
--cc=quic_taozha@quicinc.com \
--cc=quic_tingweiz@quicinc.com \
--cc=quic_tsoni@quicinc.com \
--cc=quic_yuanfang@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=suzuki.poulose@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox