From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 57D3EC3DA49 for ; Tue, 23 Jul 2024 06:23:39 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: Content-Type:In-Reply-To:From:References:Cc:To:Subject:MIME-Version:Date: Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=hcTfow7Oo6i9Jk5NtqEjESkJCNqoSWX8VZs+T25c+9Y=; b=lGNPRKQimzpQ3DS/x/6efPTqg/ fXDNE/M08ch0nAaC0/PBPBA2CtnZR6SUEeQF55Ctc/h4R3UOKGdrkBJ4GmFoSy2X+9BaelclhmAQC CZrJ/wdcT9Nz3DtoMfG0gpGAKgutzPYKyGG2U9ZJeexz6DAQzRpzN4JQnGq+z5SanIgiKLGT8NGer f5GsKo/p5C+oND4LgE2LA1M1JyiNSSx8CQalcnWpTk5AIjSi3eILMrHVCsB1gc/2uq98B0BY1Dzsq MYG/etyv3j8DH/PAV+opXfWktAFbQBDMCEWuG2cGN/DBptbFjmjU6KcBUU7TAXLiBfksc1IHDePly ekGVaIJA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sW8vk-0000000BT3G-3JIc; Tue, 23 Jul 2024 06:23:24 +0000 Received: from us-smtp-delivery-124.mimecast.com ([170.10.133.124]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sW8vM-0000000BSwB-0C0A for linux-arm-kernel@lists.infradead.org; Tue, 23 Jul 2024 06:23:01 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1721715777; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=hcTfow7Oo6i9Jk5NtqEjESkJCNqoSWX8VZs+T25c+9Y=; b=ITRf2ckNV1dCCHxL7Ho7PYG886JN2kYSJ7wmy8EFv5ApgJ4njEYwDExxVBTLGKZtJnVBw/ ZnjMviRT3lVlVcR+mF9kECceTZevwYa04rUtWytxmVV00NygsqdRhzgjIK4PkO0KDMoXRS b8cws2Kj/SGAw5mHdXJ32d+USPHnCAA= Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-176-3PVjaAI8OOG3q5n-Vn_dUA-1; Tue, 23 Jul 2024 02:22:55 -0400 X-MC-Unique: 3PVjaAI8OOG3q5n-Vn_dUA-1 Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-1fc6ac9a4aaso3918875ad.1 for ; Mon, 22 Jul 2024 23:22:55 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1721715774; x=1722320574; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=hcTfow7Oo6i9Jk5NtqEjESkJCNqoSWX8VZs+T25c+9Y=; b=XjEsoXiqXLh5eg3HqsSeUi58UtzmCT13U386Pub/u7zBVjgJnR5CllvlqhPlLheAui 4MIl2FtWNEKhN9U6WDHPshOB+X5YhL+UzS+7N/D78CbqUKS0aaxgfFEgJUPTp38KNaZ2 jF84gdvL5/t+nENsD3JWi6hxkEYn0QVL6yy8sD41LGTHwYSgk8w67HkjLH9MDlNmZQ1c L1uuv3EtXo1F3yG+zOaf18UR41qtSb0y05Svc77mt8KT2jh3LNSMq2q7XPb1jCUNQHA0 G/R8vyUIxk6ftGo6J7yXS7soirmXmrL/M2yVuv5xwHDR0dsY4FwUy0xlIcQ9aCTdXCiw 9kXg== X-Forwarded-Encrypted: i=1; AJvYcCX12VN9XuyT9uGTVX/M6RQifYNkY+WUnkMoCnzrQwPYoXOtqzH+eITQlhtHqgzpjq8XkLJMqeYy8sR50pULW0vj28RMab+Npn+K9NcpWEgdlTePtGE= X-Gm-Message-State: AOJu0YwK1uANuRAhrBhIREJYQl8qLari5DPzEyD1r8hwFxDo7TpObx+2 GNVPrm7LN2+3MmNPfOka5Uil9lMSl1mvKulSjr2ExidUk8K0OnxU0turP3u8i6VUZjhpXz7YH3d QvEsnhQOvBoppbIM5D5dYkAMIGLzb9nHoqYUjw6yxrVC3x/SPe9LovITW00qKhixdHIGeDzyx X-Received: by 2002:a17:902:d50e:b0:1fd:9420:1044 with SMTP id d9443c01a7336-1fdb5f68d70mr21438505ad.16.1721715774004; Mon, 22 Jul 2024 23:22:54 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFPgJ2CXE7hNWQ1PFo9WoFtLesM4oKaP8B9Rc3wrzBKg8598MOU00D8FtaHIQZCy0PyD/104Q== X-Received: by 2002:a17:902:d50e:b0:1fd:9420:1044 with SMTP id d9443c01a7336-1fdb5f68d70mr21438325ad.16.1721715773498; Mon, 22 Jul 2024 23:22:53 -0700 (PDT) Received: from [192.168.68.54] ([43.252.112.134]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-1fd6f484267sm65736445ad.278.2024.07.22.23.22.46 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 22 Jul 2024 23:22:53 -0700 (PDT) Message-ID: Date: Tue, 23 Jul 2024 16:22:44 +1000 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v4 01/15] arm64: rsi: Add RSI definitions To: Steven Price , kvm@vger.kernel.org, kvmarm@lists.linux.dev Cc: Suzuki K Poulose , Catalin Marinas , Marc Zyngier , Will Deacon , James Morse , Oliver Upton , Zenghui Yu , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Joey Gouly , Alexandru Elisei , Christoffer Dall , Fuad Tabba , linux-coco@lists.linux.dev, Ganapatrao Kulkarni References: <20240701095505.165383-1-steven.price@arm.com> <20240701095505.165383-2-steven.price@arm.com> From: Gavin Shan In-Reply-To: <20240701095505.165383-2-steven.price@arm.com> X-Mimecast-Spam-Score: 0 X-Mimecast-Originator: redhat.com Content-Language: en-US Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240722_232300_230702_40EB870F X-CRM114-Status: GOOD ( 33.74 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 7/1/24 7:54 PM, Steven Price wrote: > From: Suzuki K Poulose > > The RMM (Realm Management Monitor) provides functionality that can be > accessed by a realm guest through SMC (Realm Services Interface) calls. > > The SMC definitions are based on DEN0137[1] version A-eac5. > > [1] https://developer.arm.com/documentation/den0137/latest > > Signed-off-by: Suzuki K Poulose > Signed-off-by: Steven Price > --- > Changes since v3: > * Drop invoke_rsi_fn_smc_with_res() function and call arm_smccc_smc() > directly instead. > * Rename header guard in rsi_smc.h to be consistent. > Changes since v2: > * Rename rsi_get_version() to rsi_request_version() > * Fix size/alignment of struct realm_config > --- > arch/arm64/include/asm/rsi_cmds.h | 38 ++++++++ > arch/arm64/include/asm/rsi_smc.h | 142 ++++++++++++++++++++++++++++++ > 2 files changed, 180 insertions(+) > create mode 100644 arch/arm64/include/asm/rsi_cmds.h > create mode 100644 arch/arm64/include/asm/rsi_smc.h > Some nits and questions like below. > diff --git a/arch/arm64/include/asm/rsi_cmds.h b/arch/arm64/include/asm/rsi_cmds.h > new file mode 100644 > index 000000000000..89e907f3af0c > --- /dev/null > +++ b/arch/arm64/include/asm/rsi_cmds.h > @@ -0,0 +1,38 @@ > +/* SPDX-License-Identifier: GPL-2.0-only */ > +/* > + * Copyright (C) 2023 ARM Ltd. > + */ > + > +#ifndef __ASM_RSI_CMDS_H > +#define __ASM_RSI_CMDS_H > + > +#include > + > +#include > + > +static inline unsigned long rsi_request_version(unsigned long req, > + unsigned long *out_lower, > + unsigned long *out_higher) > +{ > + struct arm_smccc_res res; > + > + arm_smccc_smc(SMC_RSI_ABI_VERSION, req, 0, 0, 0, 0, 0, 0, &res); > + > + if (out_lower) > + *out_lower = res.a1; > + if (out_higher) > + *out_higher = res.a2; > + > + return res.a0; > +} > + > +static inline unsigned long rsi_get_realm_config(struct realm_config *cfg) > +{ > + struct arm_smccc_res res; > + > + arm_smccc_smc(SMC_RSI_REALM_CONFIG, virt_to_phys(cfg), > + 0, 0, 0, 0, 0, 0, &res); > + return res.a0; > +} > + > +#endif #endif /* __ASM_RSI_CMDS_H */ > diff --git a/arch/arm64/include/asm/rsi_smc.h b/arch/arm64/include/asm/rsi_smc.h > new file mode 100644 > index 000000000000..b3b3aff88f71 > --- /dev/null > +++ b/arch/arm64/include/asm/rsi_smc.h > @@ -0,0 +1,142 @@ > +/* SPDX-License-Identifier: GPL-2.0-only */ > +/* > + * Copyright (C) 2023 ARM Ltd. > + */ > + > +#ifndef __ASM_RSI_SMC_H_ > +#define __ASM_RSI_SMC_H_ > + > +/* > + * This file describes the Realm Services Interface (RSI) Application Binary > + * Interface (ABI) for SMC calls made from within the Realm to the RMM and > + * serviced by the RMM. > + */ > + > +#define SMC_RSI_CALL_BASE 0xC4000000 > + > +/* > + * The major version number of the RSI implementation. Increase this whenever > + * the binary format or semantics of the SMC calls change. > + */ > +#define RSI_ABI_VERSION_MAJOR 1 > + > +/* > + * The minor version number of the RSI implementation. Increase this when > + * a bug is fixed, or a feature is added without breaking binary compatibility. > + */ > +#define RSI_ABI_VERSION_MINOR 0 > + > +#define RSI_ABI_VERSION ((RSI_ABI_VERSION_MAJOR << 16) | \ > + RSI_ABI_VERSION_MINOR) > + > +#define RSI_ABI_VERSION_GET_MAJOR(_version) ((_version) >> 16) > +#define RSI_ABI_VERSION_GET_MINOR(_version) ((_version) & 0xFFFF) > + > +#define RSI_SUCCESS 0 > +#define RSI_ERROR_INPUT 1 > +#define RSI_ERROR_STATE 2 > +#define RSI_INCOMPLETE 3 > + I think these return values are copied from tf-rmm/lib/smc/include/smc-rsi.h, but UL() prefix has been missed. It's still probably worthy to have it to indicate the width of the return values. Besides, it seems that RSI_ERROR_COUNT is also missed here. > +#define SMC_RSI_FID(_x) (SMC_RSI_CALL_BASE + (_x)) > + > +#define SMC_RSI_ABI_VERSION SMC_RSI_FID(0x190) > + > +/* > + * arg1 == Challenge value, bytes: 0 - 7 > + * arg2 == Challenge value, bytes: 7 - 15 > + * arg3 == Challenge value, bytes: 16 - 23 > + * arg4 == Challenge value, bytes: 24 - 31 > + * arg5 == Challenge value, bytes: 32 - 39 > + * arg6 == Challenge value, bytes: 40 - 47 > + * arg7 == Challenge value, bytes: 48 - 55 > + * arg8 == Challenge value, bytes: 56 - 63 > + * ret0 == Status / error > + * ret1 == Upper bound of token size in bytes > + */ > +#define SMC_RSI_ATTESTATION_TOKEN_INIT SMC_RSI_FID(0x194) > + In tf-rmm/lib/smc/include/smc-rsi.h, it is SMC_RSI_ATTEST_TOKEN_INIT instead of SMC_RSI_ATTESTATION_TOKEN_INIT. The short description for all SMC calls have been dropped and I think they're worthy to be kept. At least, it helps readers to understand what the SMC call does. For this particular SMC call, the short description is something like below: /* * Initialize the operation to retrieve an attestation token. * : */ > +/* > + * arg1 == The IPA of token buffer > + * arg2 == Offset within the granule of the token buffer > + * arg3 == Size of the granule buffer > + * ret0 == Status / error > + * ret1 == Length of token bytes copied to the granule buffer > + */ > +#define SMC_RSI_ATTESTATION_TOKEN_CONTINUE SMC_RSI_FID(0x195) > + SMC_RSI_ATTEST_TOKEN_CONTINUE as defined in tf-rmm. > +/* > + * arg1 == Index, which measurements slot to extend > + * arg2 == Size of realm measurement in bytes, max 64 bytes > + * arg3 == Measurement value, bytes: 0 - 7 > + * arg4 == Measurement value, bytes: 7 - 15 > + * arg5 == Measurement value, bytes: 16 - 23 > + * arg6 == Measurement value, bytes: 24 - 31 > + * arg7 == Measurement value, bytes: 32 - 39 > + * arg8 == Measurement value, bytes: 40 - 47 > + * arg9 == Measurement value, bytes: 48 - 55 > + * arg10 == Measurement value, bytes: 56 - 63 > + * ret0 == Status / error > + */ > +#define SMC_RSI_MEASUREMENT_EXTEND SMC_RSI_FID(0x193) > + > +/* > + * arg1 == Index, which measurements slot to read > + * ret0 == Status / error > + * ret1 == Measurement value, bytes: 0 - 7 > + * ret2 == Measurement value, bytes: 7 - 15 > + * ret3 == Measurement value, bytes: 16 - 23 > + * ret4 == Measurement value, bytes: 24 - 31 > + * ret5 == Measurement value, bytes: 32 - 39 > + * ret6 == Measurement value, bytes: 40 - 47 > + * ret7 == Measurement value, bytes: 48 - 55 > + * ret8 == Measurement value, bytes: 56 - 63 > + */ > +#define SMC_RSI_MEASUREMENT_READ SMC_RSI_FID(0x192) > + The order of these SMC call definitions are sorted based on their corresponding function IDs. For example, SMC_RSI_MEASUREMENT_READ would be appearing prior to SMC_RSI_MEASUREMENT_EXTEND. > +#ifndef __ASSEMBLY__ > + > +struct realm_config { > + union { > + struct { > + unsigned long ipa_bits; /* Width of IPA in bits */ > + unsigned long hash_algo; /* Hash algorithm */ > + }; > + u8 pad[0x1000]; > + }; > +} __aligned(0x1000); > + This describes the argument to SMC call RSI_REALM_CONFIG and its address needs to be aligned to 0x1000. Otherwise, RSI_ERROR_INPUT is returned. This maybe worthy a comment to explain it why we need 0x1000 alignment here. It seems the only 4KB page size (GRANULE_SIZE) is supported by tf-rmm at present. The fixed alignment (0x1000) becomes broken if tf-rmm is extended to support 64KB in future. Maybe tf-rmm was designed to work with the minimal page size (4KB). > +#endif /* __ASSEMBLY__ */ > + > +/* > + * arg1 == struct realm_config addr > + * ret0 == Status / error > + */ > +#define SMC_RSI_REALM_CONFIG SMC_RSI_FID(0x196) > + > +/* > + * arg1 == Base IPA address of target region > + * arg2 == Top of the region > + * arg3 == RIPAS value > + * arg4 == flags > + * ret0 == Status / error > + * ret1 == Top of modified IPA range > + */ > +#define SMC_RSI_IPA_STATE_SET SMC_RSI_FID(0x197) > + > +#define RSI_NO_CHANGE_DESTROYED 0 > +#define RSI_CHANGE_DESTROYED 1 > + > +/* > + * arg1 == IPA of target page > + * ret0 == Status / error > + * ret1 == RIPAS value > + */ > +#define SMC_RSI_IPA_STATE_GET SMC_RSI_FID(0x198) > + > +/* > + * arg1 == IPA of host call structure > + * ret0 == Status / error > + */ > +#define SMC_RSI_HOST_CALL SMC_RSI_FID(0x199) > + > +#endif /* __ASM_RSI_SMC_H_ */ Thanks, Gavin