From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A086FEB64DC for ; Fri, 14 Jul 2023 14:48:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:Reply-To:List-Subscribe:List-Help: List-Post:List-Archive:List-Unsubscribe:List-Id:In-Reply-To:From:References: Cc:To:Subject:MIME-Version:Date:Message-ID:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=5wCc7zvYIWlHe5ehm1zjdKUv/0SndiwIXLVONB2lQDM=; b=SyxjF37oAKDNu9 b1a6Jslqbc7MSC31DD1ku/Y8mSJNsGEyySJL8CA5HDuW4k6q4WVJ6C2LGDAGhlCLZy6O7nSaiBsly xow0qJrk0GMWSLviK2DTcAIOja5xJsth4/xj3I37xngVCnyIJNGSkkYzvjH0kHg5ZOBDYxWR82VoT gRHVT8IQ8G9w5Cuah/hB9HR+iS/ewr31ZvVFzTQXZIQ15YLHI0MEZVFYtHdL247bUyKB9Smh/l774 cNscs05iAdBPJDppvw2qPlBt2Zw5sYQm6BSFP1ZfyU5et/WwAEhWfB8zaLNglTeO+0P6uBXE25lXF nLddM38aKAcFRXuTRlLw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qKK5K-006Qvw-38; Fri, 14 Jul 2023 14:47:54 +0000 Received: from us-smtp-delivery-124.mimecast.com ([170.10.133.124]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qKK5H-006QvL-0x for linux-arm-kernel@lists.infradead.org; Fri, 14 Jul 2023 14:47:52 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1689346069; h=from:from:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=0yeAVZWo1nWpXTxx8uqutMR7qyb06BZkClmdEo5RsCo=; b=Iphoheo1lnChg5fRW/eMIAzn90fQaiCUID6ZecBlaYt7nKX6VM2kO4A/4Ar3DOc66roz9y MU4VWtT5H/EILn2v+MLiQUV4LJjnGkaQCwICxBQY5PhCT0TzJxUbyLR3HoWv9uehkqJc0p WtbdCU5lKNtW2GnHgfUY22nvc+72coo= Received: from mail-qk1-f200.google.com (mail-qk1-f200.google.com [209.85.222.200]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-596-TQZgtigvOQOBscsgSLYSEQ-1; Fri, 14 Jul 2023 10:47:48 -0400 X-MC-Unique: TQZgtigvOQOBscsgSLYSEQ-1 Received: by mail-qk1-f200.google.com with SMTP id af79cd13be357-7677e58c1bfso258166285a.0 for ; Fri, 14 Jul 2023 07:47:48 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1689346067; x=1689950867; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:reply-to:user-agent:mime-version:date :message-id:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=0yeAVZWo1nWpXTxx8uqutMR7qyb06BZkClmdEo5RsCo=; b=ZRt5nr3JseE6dQ38xdJyYSz2ZU0pxM8F2tdGPlE75fpIuVxcPaZWM9QqcwINkufnTO DkjYet0hqs2f+s5Zhuf2JyPJey5HIus7h5UwTJBbGGN6W26HcYty6HfBP3/FY1jkjRSZ /2o9FEaxlzeoatUYLeGr29kaVlfNZvUqmWLmM3XCWN5jLo6wKsqbyk2GFeX04IKMVzNn nKyImo5Cu/Jy8IajHOn6Q+vC1yVLDD0vS32H/HXCk9aepHZrQ51EkeuGZcQ9kFucVoPc b8fn/wSK8/FRN8NcQK3mWfFvjbjIcmNYnXCzm4k7GYHuRRwu9GpA0T9saPCi/+wg6AvA QAaQ== X-Gm-Message-State: ABy/qLa4uZmzNBwfXpNuamGmZchQfHfS6L8nz3Hc5xVXKGizZlo8s1sq j+wPCw7zaV7BOQ/5I+ijAZ3thDvQEFiejDpxsaqbffMAX7A9fTWOOlS5wwYsblx/Av3PCUpMnk/ Uxkb5dtGIjRIV5R0fAYFSMmd5BUFTQa2CW8ZaSWDEplM= X-Received: by 2002:a05:620a:4592:b0:75b:23a0:e7cb with SMTP id bp18-20020a05620a459200b0075b23a0e7cbmr5830827qkb.44.1689346066946; Fri, 14 Jul 2023 07:47:46 -0700 (PDT) X-Google-Smtp-Source: APBJJlFPiwN0coRoVEHSHclkiGDuZAE9bXk7/SQzfTkLjYV51VKaJ8eGxttE5jlHnNJx6ctJJ5EcmQ== X-Received: by 2002:a05:622a:1647:b0:403:2966:8fc8 with SMTP id y7-20020a05622a164700b0040329668fc8mr5837668qtj.2.1689346046486; Fri, 14 Jul 2023 07:47:26 -0700 (PDT) Received: from ?IPV6:2a01:e0a:59e:9d80:527b:9dff:feef:3874? ([2a01:e0a:59e:9d80:527b:9dff:feef:3874]) by smtp.gmail.com with ESMTPSA id a8-20020ac84348000000b003e69c51cf53sm4015856qtn.72.2023.07.14.07.47.22 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 14 Jul 2023 07:47:25 -0700 (PDT) Message-ID: Date: Fri, 14 Jul 2023 16:47:20 +0200 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.5.0 Subject: Re: [PATCH 06/27] arm64: Add debug registers affected by HDFGxTR_EL2 To: Marc Zyngier , kvmarm@lists.linux.dev, kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Catalin Marinas , Mark Brown , Mark Rutland , Will Deacon , Alexandru Elisei , Andre Przywara , Chase Conklin , Ganapatrao Kulkarni , Darren Hart , Miguel Luis , James Morse , Suzuki K Poulose , Oliver Upton , Zenghui Yu References: <20230712145810.3864793-1-maz@kernel.org> <20230712145810.3864793-7-maz@kernel.org> From: Eric Auger In-Reply-To: <20230712145810.3864793-7-maz@kernel.org> X-Mimecast-Spam-Score: 0 X-Mimecast-Originator: redhat.com Content-Language: en-US X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230714_074751_408782_BB7848F7 X-CRM114-Status: GOOD ( 16.84 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Reply-To: eric.auger@redhat.com Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Marc, On 7/12/23 16:57, Marc Zyngier wrote: > The HDFGxTR_EL2 registers trap a (huge) set of debug and trace > related registers. Add their encodings (and only that, because > we really don't care about what these registers actually do at > this stage). > > Signed-off-by: Marc Zyngier > --- > arch/arm64/include/asm/sysreg.h | 78 +++++++++++++++++++++++++++++++++ > 1 file changed, 78 insertions(+) > > diff --git a/arch/arm64/include/asm/sysreg.h b/arch/arm64/include/asm/sysreg.h > index 76289339b43b..9dfd127be55a 100644 > --- a/arch/arm64/include/asm/sysreg.h > +++ b/arch/arm64/include/asm/sysreg.h > @@ -194,6 +194,84 @@ > #define SYS_DBGDTRTX_EL0 sys_reg(2, 3, 0, 5, 0)* > #define SYS_DBGVCR32_EL2 sys_reg(2, 4, 0, 7, 0)* > > +#define SYS_BRBINF_EL1(n) sys_reg(2, 1, 8, (n & 15), (((n & 16) >> 2) | 0))* > +#define SYS_BRBINFINJ_EL1 sys_reg(2, 1, 9, 1, 0)* > +#define SYS_BRBSRC_EL1(n) sys_reg(2, 1, 8, (n & 15), (((n & 16) >> 2) | 1))* > +#define SYS_BRBSRCINJ_EL1 sys_reg(2, 1, 9, 1, 1)* > +#define SYS_BRBTGT_EL1(n) sys_reg(2, 1, 8, (n & 15), (((n & 16) >> 2) | 2))* > +#define SYS_BRBTGTINJ_EL1 sys_reg(2, 1, 9, 1, 2)* > +#define SYS_BRBTS_EL1 sys_reg(2, 1, 9, 0, 2)* > + > +#define SYS_BRBCR_EL1 sys_reg(2, 1, 9, 0, 0)* > +#define SYS_BRBFCR_EL1 sys_reg(2, 1, 9, 0, 1)* > +#define SYS_BRBIDR0_EL1 sys_reg(2, 1, 9, 2, 0)* > + > +#define SYS_TRCITECR_EL1 sys_reg(3, 0, 1, 2, 3) > +#define SYS_TRCITECR_EL1 sys_reg(3, 0, 1, 2, 3) I cannot find this one - which is duplicated by the way - in DDI0487Jaa > +#define SYS_TRCACATR(m) sys_reg(2, 1, 2, ((m & 7) << 1), (2 | (m >> 3)))* > +#define SYS_TRCACVR(m) sys_reg(2, 1, 2, ((m & 7) << 1), (0 | (m >> 3)))* > +#define SYS_TRCAUTHSTATUS sys_reg(2, 1, 7, 14, 6)* > +#define SYS_TRCAUXCTLR sys_reg(2, 1, 0, 6, 0)* > +#define SYS_TRCBBCTLR sys_reg(2, 1, 0, 15, 0)* > +#define SYS_TRCCCCTLR sys_reg(2, 1, 0, 14, 0)* > +#define SYS_TRCCIDCCTLR0 sys_reg(2, 1, 3, 0, 2)* > +#define SYS_TRCCIDCCTLR1 sys_reg(2, 1, 3, 1, 2)* > +#define SYS_TRCCIDCVR(m) sys_reg(2, 1, 3, ((m & 7) << 1), 0)* > +#define SYS_TRCCLAIMCLR sys_reg(2, 1, 7, 9, 6)* > +#define SYS_TRCCLAIMSET sys_reg(2, 1, 7, 8, 6)* > +#define SYS_TRCCNTCTLR(m) sys_reg(2, 1, 0, (4 | (m & 3)), 5)* > +#define SYS_TRCCNTRLDVR(m) sys_reg(2, 1, 0, (0 | (m & 3)), 5)* > +#define SYS_TRCCNTVR(m) sys_reg(2, 1, 0, (8 | (m & 3)), 5)* > +#define SYS_TRCCONFIGR sys_reg(2, 1, 0, 4, 0)* > +#define SYS_TRCDEVARCH sys_reg(2, 1, 7, 15, 6)* > +#define SYS_TRCDEVID sys_reg(2, 1, 7, 2, 7)* > +#define SYS_TRCEVENTCTL0R sys_reg(2, 1, 0, 8, 0)* > +#define SYS_TRCEVENTCTL1R sys_reg(2, 1, 0, 9, 0)* > +#define SYS_TRCEXTINSELR(m) sys_reg(2, 1, 0, (8 | (m & 3)), 4)* > +#define SYS_TRCIDR0 sys_reg(2, 1, 0, 8, 7)* > +#define SYS_TRCIDR10 sys_reg(2, 1, 0, 2, 6)* > +#define SYS_TRCIDR11 sys_reg(2, 1, 0, 3, 6)* > +#define SYS_TRCIDR12 sys_reg(2, 1, 0, 4, 6)* > +#define SYS_TRCIDR13 sys_reg(2, 1, 0, 5, 6)* > +#define SYS_TRCIDR1 sys_reg(2, 1, 0, 9, 7)* > +#define SYS_TRCIDR2 sys_reg(2, 1, 0, 10, 7)* > +#define SYS_TRCIDR3 sys_reg(2, 1, 0, 11, 7)* > +#define SYS_TRCIDR4 sys_reg(2, 1, 0, 12, 7)* > +#define SYS_TRCIDR5 sys_reg(2, 1, 0, 13, 7)* > +#define SYS_TRCIDR6 sys_reg(2, 1, 0, 14, 7)* > +#define SYS_TRCIDR7 sys_reg(2, 1, 0, 15, 7)* > +#define SYS_TRCIDR8 sys_reg(2, 1, 0, 0, 6)* > +#define SYS_TRCIDR9 sys_reg(2, 1, 0, 1, 6)* > +#define SYS_TRCIMSPEC0 sys_reg(2, 1, 0, 0, 7)* > +#define SYS_TRCIMSPEC(m) sys_reg(2, 1, 0, (m & 7), 7)* > +#define SYS_TRCITEEDCR sys_reg(2, 1, 0, 2, 1) I cannot find this one in D18-1 or elsewhere in DDI0487Jaa > +#define SYS_TRCOSLSR sys_reg(2, 1, 1, 1, 4)* > +#define SYS_TRCPRGCTLR sys_reg(2, 1, 0, 1, 0)* > +#define SYS_TRCQCTLR sys_reg(2, 1, 0, 1, 1)* > +#define SYS_TRCRSCTLR(m) sys_reg(2, 1, 1, (m & 15), (0 | (m >> 4)))* > +#define SYS_TRCRSR sys_reg(2, 1, 0, 10, 0)* > +#define SYS_TRCSEQEVR(m) sys_reg(2, 1, 0, (m & 3), 4)* > +#define SYS_TRCSEQRSTEVR sys_reg(2, 1, 0, 6, 4)* > +#define SYS_TRCSEQSTR sys_reg(2, 1, 0, 7, 4)* > +#define SYS_TRCSSCCR(m) sys_reg(2, 1, 1, (m & 7), 2)* > +#define SYS_TRCSSCSR(m) sys_reg(2, 1, 1, (8 | (m & 7)), 2)* > +#define SYS_TRCSSPCICR(m) sys_reg(2, 1, 1, (m & 7), 3)* > +#define SYS_TRCSTALLCTLR sys_reg(2, 1, 0, 11, 0)* > +#define SYS_TRCSTATR sys_reg(2, 1, 0, 3, 0)* > +#define SYS_TRCSYNCPR sys_reg(2, 1, 0, 13, 0)* > +#define SYS_TRCTRACEIDR sys_reg(2, 1, 0, 0, 1)* > +#define SYS_TRCTSCTLR sys_reg(2, 1, 0, 12, 0)* > +#define SYS_TRCVICTLR sys_reg(2, 1, 0, 0, 2)* > +#define SYS_TRCVIIECTLR sys_reg(2, 1, 0, 1, 2)* > +#define SYS_TRCVIPCSSCTLR sys_reg(2, 1, 0, 3, 2)* > +#define SYS_TRCVISSCTLR sys_reg(2, 1, 0, 2, 2)* > +#define SYS_TRCVMIDCCTLR0 sys_reg(2, 1, 3, 2, 2)* > +#define SYS_TRCVMIDCCTLR1 sys_reg(2, 1, 3, 3, 2)* > +#define SYS_TRCVMIDCVR(m) sys_reg(2, 1, 3, ((m & 7) << 1), 1)* > + > +/* ETM */ > +#define SYS_TRCOSLAR sys_reg(2, 1, 1, 0, 4) not able to locate this one either. I see the bit of HDFGWTR_EL2 though Eric > + > #define SYS_MIDR_EL1 sys_reg(3, 0, 0, 0, 0) > #define SYS_MPIDR_EL1 sys_reg(3, 0, 0, 0, 5) > #define SYS_REVIDR_EL1 sys_reg(3, 0, 0, 0, 6) _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel