From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 6F295C83F17 for ; Mon, 28 Jul 2025 14:37:58 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:MIME-Version:In-Reply-To: Content-Type:References:Message-ID:Subject:Cc:To:From:Date:Reply-To: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=Qw9O1hJ1Isg6MZ9a6ICxFDw/0kBlRO+Cd7VaAqsa8yM=; b=DX8dGbNJu6s7/EXd4fPX6dKiDj fIySyIEWQl9uzJEf8Of1I0rgik3ytWvE/aklebhEytxed7NnRMYZv639Sp7hczzHVI73YnUqVNOZL nUMabW9Xxeto+h9dwhYnp1VbiSkYwDXk9HSyBlHtC+/B0JLN/4nuCSOGxcZXYtBeqBXvX3GfcyZNg m+2VJYDINBo+Lr03wD6KzJGvZ/Z5bNBWgpXRTY7Q2QM/YDSOxCIoC9hePSSOmzOD0OmugWBTYhXBK RcH4OSihfh7nzgID3sTcChYhK/FkCGsphtALpJP6LgKd0LgHQ92O2jS/zKKKwyFFt7j/GlzvDHunK NtUdezlQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1ugOz5-0000000EhRT-1Pnr; Mon, 28 Jul 2025 14:37:47 +0000 Received: from mail-northeuropeazlp170110003.outbound.protection.outlook.com ([2a01:111:f403:c200::3] helo=DU2PR03CU002.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1ugOsx-0000000EgaO-3bqo for linux-arm-kernel@lists.infradead.org; Mon, 28 Jul 2025 14:31:30 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=hpBHnSwQgFzUhSp1DDDoawl2elxUgO0ZJ+AIstigY7aW96V4GLwiv66Bk+WVFpKVudY5xDtjmXdDteEaQRLKGFSm0PoVILx7ojhcRODi5SkaYKsgayz86uFW1j064vaw7WNmxVcFOKj6m+NLM2VH/qu16cb7pW87+B6OPyC2VHj8NYhdNpEnVDoHeGIJZcgIyUzZzJXclEoSUzBeaT7VLW44f2GZgRXLAy0FxYHG7mhVxTvQmyiZ7dWw4OXNGtu5CBec9xolDn4TpNsZwHcSLMFuetBON7wN8JvEm1waNyAu2KZRJC4fNELlHQTezuQ/VyPqb7If45LO2G48J2k52g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Qw9O1hJ1Isg6MZ9a6ICxFDw/0kBlRO+Cd7VaAqsa8yM=; b=THHlHiNxFG9qTrYOqkMMuCyS5MUYuwS3BNzqLG2my5IjAPilJLLzhClreSc3e4yOijdCzZ0oL+u3IksXvpbvo0JWqWUGHqG3HQBphBWFkTVPFItRnJDg/NqVYr1FC60qAlNxe2LYmbXgY0HoJYXY1NUlbj+gU4e0nVHWHERQc22PFzlNo/r2HKO57l/pYxUdS6z8oPd96BjEi+ht/Su+taYzaXRsfGH3QciGYO7dJAbzrEml6woHBo5fEyMNa7PQX1GgfZk3b5+umdBjbsV3oRneF7rGtiiGjZww7kO/nEDAbv86WT7CEXJn+IyImJFukNOExReNLekhNUqf961o0Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Qw9O1hJ1Isg6MZ9a6ICxFDw/0kBlRO+Cd7VaAqsa8yM=; b=BWEI0Q8X6LLZPZbFUYAmEnX0g4K53YsOj+D1ec+H9jeVvmFxPOq/mmP5OPEiOQkw2H/1YAKwv0jfropcYI3qDoR2hh4Lnlbv60Y/e7WOkZmgRd4V0QlF0iT8IAquW0wLU+e+miVaUtaqo4DuT8y4XFyeYF8muiCHwg3c2f/8VZF35FFehaIPwrDG2jcLvOpzaCmyP2p9DWNMLPjTbfeb/ghz1cR3qsQp2EUcAE1qXoqlQBv6Od7iukRZcGZfI+ZofZYn5Jjeo5N7zm/n7sm15IPLXgXogKiZWqyd62MhphgMX+z1svroge26NbQZ1mGKRkODc33e288FS6ljc4HfVg== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by PAXPR04MB8592.eurprd04.prod.outlook.com (2603:10a6:102:21b::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8964.26; Mon, 28 Jul 2025 14:31:20 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%5]) with mapi id 15.20.8964.025; Mon, 28 Jul 2025 14:31:20 +0000 Date: Mon, 28 Jul 2025 10:31:07 -0400 From: Frank Li To: Joy Zou Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, peng.fan@nxp.com, richardcochran@gmail.com, catalin.marinas@arm.com, will@kernel.org, ulf.hansson@linaro.org, andrew+netdev@lunn.ch, davem@davemloft.net, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, mcoquelin.stm32@gmail.com, alexandre.torgue@foss.st.com, frieder.schrempf@kontron.de, primoz.fiser@norik.com, othacehe@gnu.org, Markus.Niebel@ew.tq-group.com, alexander.stein@ew.tq-group.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux@ew.tq-group.com, netdev@vger.kernel.org, linux-pm@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com Subject: Re: [PATCH v7 04/11] arm64: dts: freescale: rename imx93.dtsi to imx91_93_common.dtsi and modify them Message-ID: References: <20250728071438.2332382-1-joy.zou@nxp.com> <20250728071438.2332382-5-joy.zou@nxp.com> Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20250728071438.2332382-5-joy.zou@nxp.com> X-ClientProxiedBy: SJ0PR03CA0267.namprd03.prod.outlook.com (2603:10b6:a03:3a0::32) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|PAXPR04MB8592:EE_ X-MS-Office365-Filtering-Correlation-Id: c3d26cca-b539-4a22-57b3-08ddcde36b2c X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|19092799006|366016|7416014|376014|52116014|1800799024|38350700014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?oJ7jvr79QCXhe6U3eQJ3WZhniu9J3qmAH3XowHrinE3b8Wk8JlLQ0TTGjViX?= =?us-ascii?Q?qWnq+F/fxQFJtojKsBEchBQvfqdD3Zp92PLvR2MX/gvMZ5Y89f5jByKJ1W6i?= =?us-ascii?Q?VJmgxEtn2mSZ1utB8kO+vJqQyzePQJ2Xd8Pqq6BS0xzucnNLEt7rGXoQPfbQ?= =?us-ascii?Q?OY44AfCm9p+mLY+/11delacemOZT6xcCQ6A/FP6SrpGT2FhL/SRd74JRY4El?= =?us-ascii?Q?ed85PvKQwcrzqHRkrHpNa3HIYEAsp1HPORxORcxSjvm3mcOmPcPCZAMQ3Aih?= =?us-ascii?Q?h/mYtU/fXyXpe4k41/d4LQem48MepT7dH+DBCPWlqENUBoD4HKo37jgkxC54?= =?us-ascii?Q?9gBkD4X3XB5TlZQpbfGQZgO7sqb1pG4FxIH4OmH+sW/eCxJqepzlpeQcVqXK?= =?us-ascii?Q?kcrH+Fe3cH3ZdRcv2oXLW/UE2kSYJr6tuS4A71EWxLCGm/jgl+970fxkkkOe?= =?us-ascii?Q?+GLztdLClCsOPC0HFl21sdkuIJUqfMHK4UlScRQcwFY11YolfQ3wBWdC6jCW?= =?us-ascii?Q?hKdPoB5QSDP04upc6Np/hisMHUPru9EaaYtsYIFVXn1VYjXLaTHNLADldiiY?= =?us-ascii?Q?AGIc/Wm5LJCxKTv+4idTy30rOCgU5BrXmpnX5WhU3YxzqinFRcJ/KjV8Wo/E?= =?us-ascii?Q?k2NzZXd0ZKzBxEcD0vMkgy7D5cpb1DIGh3B164loDKkT26yXtkFClyZG5XIg?= =?us-ascii?Q?TAN5RIDa0lS+sK2L/3opo8jg0VF+gjwmifRmPAcUnM/Q5zE+9X7FV6qG+Q3S?= =?us-ascii?Q?BefyZInw7a6c76kDzEQoHY+kz133wNwglx14y4CjDDQMlzHCg2Tu4KUbiSL1?= =?us-ascii?Q?bBi4XP2Yfz8FTlMFs6HpjFL/3u/VxKIb+grSM25zPeTRvLE8phJGpAIWFN4X?= =?us-ascii?Q?K48W/EkXngE5rBOpBa0fhZwzXPG6U54otE4LD7+UjS5iW50WYqg3cAVswgTm?= =?us-ascii?Q?+WWFineqzQMj0Omgo121xHbqtZ52Vl6J2lo1+dMnB1QWp3y8i2ANJHiZxXsx?= =?us-ascii?Q?y7YECrNnpKdtSmE9IrpyusquuMcPIvuvg1OF3sBrKlIydPjwzO5KAmhPYXs0?= =?us-ascii?Q?LS/j9aiJM76QWQfCrsEMnaAVHGbojEmgtJo4gbDsKQS/UyZqVMSSozkpd16g?= =?us-ascii?Q?oI7OVe8V5gaogbSuNuXSEX4vdr+0SN4yWumniwh3A4lzAeqaWh/Wkwo7TAJ2?= =?us-ascii?Q?ONkiuot2Dh0AwgIVnWoLtxbAMuezGpbuzlkqS2WNqLQm0UOC+BHeXJ0mVPG1?= =?us-ascii?Q?H5XxGAmQdWqUKWiIpb8piRSRwfSDoQdI+XojK8hjqTEUHbar2LyE+IGNa7rU?= =?us-ascii?Q?r92UAvMAeCdj7ZnHjMro07bKBjQxnYCkXB8L97iadenxYuIQWFdE6Yl+vMyO?= =?us-ascii?Q?QN3NpnJRQ+Yk5EGS5jGSfV2PyFMe01dVUscaYK4hvkKW+ykNJm4nQuBx2uJE?= =?us-ascii?Q?oPp4Nu5rlR0H6xrY0oJ50q357KPFAmkGHrGN5WoLYDGAuUk9YdSUlw=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(19092799006)(366016)(7416014)(376014)(52116014)(1800799024)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?PjKpOUG+olS9BdYH8rchF0xOffId2lWVCumqpJh4UsgNaZqcNaB8h4KrA1Sf?= =?us-ascii?Q?9kiV3KqxNIans/Okc61wK59f/u27pmJ7yhc5i8npUgVFisLlXfwbRETGq9Of?= =?us-ascii?Q?v1sn/xXTcSd48wbtwatXfOax32VR0YzplNX91kgLCxght42wGNrlIlqOBOJM?= =?us-ascii?Q?nPX89zvxlLVLRIwQcEriRFs6UeJhnS+rchzYSUrhRvBuOMedyXWAXFCjfR8R?= =?us-ascii?Q?NMcmsefYLu6i0GmULNSAFqmmrVkXSn4vmzRjo05XRGa6Q+3vtdBgXUL10v5A?= =?us-ascii?Q?rsdLCb/02uAQjn5P3/DTdsd062HAdkfwuGBOSyHX4rUXcqbT2qDx1yMiBf7a?= =?us-ascii?Q?KrP/4WbonnzUCNqF1sg4sa6n/PrX+7hclIM+ZUAK5AjL+4Fm3HSc49XZ3QZE?= =?us-ascii?Q?JjyJqKz5r9AYrUiUoc8hgkfxW+l3VLu6rZlFRrPnaDrJQ2vm18JkalWFNwBP?= =?us-ascii?Q?iU0FWCJ/EOPt98V0UnowvwrHTKrgmGQEYm7fs6dtr7d6ndqFj+LpSeuu1PUN?= =?us-ascii?Q?cLPsFho8Pi2j4D/yTOAoWKEhyyFcK2/kRhR4gPRmoGAUGyYrvyAIqSNR3GrB?= =?us-ascii?Q?JtP/X4TNoPrPq0rj/S6tC79IZ1hfEcz1b7m7PqsPQdXu1ch2WjsXMxX3yg33?= =?us-ascii?Q?+vqVtd63v81MNG2Giv0x6RVQJTa69OUYRjBZ96nA0CBqJ0hxm8XmZdS9SPCV?= =?us-ascii?Q?T2WfpzTf2UMYCbJIhtlWaQPagKeqUEcJHrxI3SO4cJ7M0a2/0R+Cmu4vSkgN?= =?us-ascii?Q?Z01S8Gn+47ATS8j1y8Uaj6+vDASW0C8R7oyV+TYG+AMaTXb9eM4eHDQLAcZT?= =?us-ascii?Q?fU/fzcpXSIbSP0IiG0fpldk9qYAK1hPlqfRVCg/sTsxNG1mzc9VoI9SY4oR4?= =?us-ascii?Q?E+GP6+VjcIF9FRA79RMPVnXARy6m10jUI9ShbuuoXBajR9C14oWdLtgbh9YP?= =?us-ascii?Q?3ZEncU0cRgwOJwHnodVjy9c2aYkkQhb+QozPh9Wjk3tJuoCmGMAWwVKxNJ3s?= =?us-ascii?Q?0vSp7lzXh/0yeeBXhZxxOAvh8mAPD24fJ0Z1uXEq5rIeSpMRcxMjABKTe3lO?= =?us-ascii?Q?PctrQoCDAMe9+0tYDemTTsra181fpvc1J3fFuFGkDxgaY2pml+VE4+GtIhq3?= =?us-ascii?Q?rStjLaPWecr4cIDH/xc5j99RHY+uHXV+pHjduPk3ZjB1B4xw7D4w3H9ooo/+?= =?us-ascii?Q?YmWHkA36+i5A042Z00r2/oyou+SBCxPegzJuX6la2Ay0LKrvibXjFkJl7hG5?= =?us-ascii?Q?JLFjkSyHVkSFUoG6mxwkpTMEqczomOb7oWPJQFDt2APucb4bL+xyD5+ZouOI?= =?us-ascii?Q?mx7zJrbCeJgpnIT2Mp/aPt106SnWc9tfWkujcSru6Gr95C/QZ5bJ/pq8lR5k?= =?us-ascii?Q?DO/5FQ6YA22Eo7lfXqRGlDOo007vM/BmKJNcIQJounpbAiDdWrfuO+eLJptQ?= =?us-ascii?Q?T8nhXqzMZMk1l24iCzV7qEzVRuDpA7jzuZpFm/snmWvqsmpLSVnp8/lc/s2p?= =?us-ascii?Q?LPVfDKMIh/pPXFM82IT0xxgxAuYFvqowN/NIRZrcNVkIjE0csgGI8ukAyby7?= =?us-ascii?Q?L8JW3JpKv7Y7gZBcZw0=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: c3d26cca-b539-4a22-57b3-08ddcde36b2c X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Jul 2025 14:31:19.9393 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 8To/Ysm18+4eOCxtO9JkFnhqHJrQNTmMvS+y6WZ9KpoLig2TcMCyhwcwCFtO2NLcrkn5m5WqYjkR4jF3utYDZA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB8592 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250728_073128_235598_F696EF58 X-CRM114-Status: GOOD ( 23.72 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Mon, Jul 28, 2025 at 03:14:31PM +0800, Joy Zou wrote: > The design of i.MX91 platform is very similar to i.MX93 and only > some small differences. > > If the imx91.dtsi include the imx93.dtsi, each add to imx93.dtsi > requires an remove in imx91.dtsi for this unique to i.MX93, e.g. NPU. > The i.MX91 isn't the i.MX93 subset, if the imx93.dtsi include the > imx91.dtsi, the same problem will occur. > > Common + delta is better than common - delta, so add imx91_93_common.dtsi > for i.MX91 and i.MX93, then the imx93.dtsi and imx91.dtsi will include the > imx91_93_common.dtsi. > > Rename imx93.dtsi to imx91_93_common.dtsi and move i.MX93 specific > part from imx91_93_common.dtsi to imx93.dtsi. > > Signed-off-by: Joy Zou Reviewed-by: Frank Li > --- > Changes for v7: > 1.The aliases are removed from common.dtsi because the imx93.dtsi aliases > are removed. > > Changes for v6: > 1. merge rename imx93.dtsi to imx91_93_common.dtsi and move i.MX93 > specific part from imx91_93_common.dtsi to imx93.dtsi patch. > 2. restore copyright time and add modification time. > 3. remove unused map0 label in imx91_93_common.dtsi. > --- > .../{imx93.dtsi => imx91_93_common.dtsi} | 140 +- > arch/arm64/boot/dts/freescale/imx93.dtsi | 1478 ++--------------- > 2 files changed, 163 insertions(+), 1455 deletions(-) > copy arch/arm64/boot/dts/freescale/{imx93.dtsi => imx91_93_common.dtsi} (91%) > rewrite arch/arm64/boot/dts/freescale/imx93.dtsi (97%) > > diff --git a/arch/arm64/boot/dts/freescale/imx93.dtsi b/arch/arm64/boot/dts/freescale/imx91_93_common.dtsi > similarity index 91% > copy from arch/arm64/boot/dts/freescale/imx93.dtsi > copy to arch/arm64/boot/dts/freescale/imx91_93_common.dtsi > index 97ba4bf9bc7d..8f3c8c15642a 100644 > --- a/arch/arm64/boot/dts/freescale/imx93.dtsi > +++ b/arch/arm64/boot/dts/freescale/imx91_93_common.dtsi > @@ -1,6 +1,6 @@ > // SPDX-License-Identifier: (GPL-2.0+ OR MIT) > /* > - * Copyright 2022 NXP > + * Copyright 2022,2025 NXP > */ > > #include > @@ -18,7 +18,7 @@ / { > #address-cells = <2>; > #size-cells = <2>; > > - cpus { > + cpus: cpus { > #address-cells = <1>; > #size-cells = <0>; > > @@ -43,58 +43,6 @@ A55_0: cpu@0 { > enable-method = "psci"; > #cooling-cells = <2>; > cpu-idle-states = <&cpu_pd_wait>; > - i-cache-size = <32768>; > - i-cache-line-size = <64>; > - i-cache-sets = <128>; > - d-cache-size = <32768>; > - d-cache-line-size = <64>; > - d-cache-sets = <128>; > - next-level-cache = <&l2_cache_l0>; > - }; > - > - A55_1: cpu@100 { > - device_type = "cpu"; > - compatible = "arm,cortex-a55"; > - reg = <0x100>; > - enable-method = "psci"; > - #cooling-cells = <2>; > - cpu-idle-states = <&cpu_pd_wait>; > - i-cache-size = <32768>; > - i-cache-line-size = <64>; > - i-cache-sets = <128>; > - d-cache-size = <32768>; > - d-cache-line-size = <64>; > - d-cache-sets = <128>; > - next-level-cache = <&l2_cache_l1>; > - }; > - > - l2_cache_l0: l2-cache-l0 { > - compatible = "cache"; > - cache-size = <65536>; > - cache-line-size = <64>; > - cache-sets = <256>; > - cache-level = <2>; > - cache-unified; > - next-level-cache = <&l3_cache>; > - }; > - > - l2_cache_l1: l2-cache-l1 { > - compatible = "cache"; > - cache-size = <65536>; > - cache-line-size = <64>; > - cache-sets = <256>; > - cache-level = <2>; > - cache-unified; > - next-level-cache = <&l3_cache>; > - }; > - > - l3_cache: l3-cache { > - compatible = "cache"; > - cache-size = <262144>; > - cache-line-size = <64>; > - cache-sets = <256>; > - cache-level = <3>; > - cache-unified; > }; > }; > > @@ -150,44 +98,6 @@ gic: interrupt-controller@48000000 { > interrupt-parent = <&gic>; > }; > > - thermal-zones { > - cpu-thermal { > - polling-delay-passive = <250>; > - polling-delay = <2000>; > - > - thermal-sensors = <&tmu 0>; > - > - trips { > - cpu_alert: cpu-alert { > - temperature = <80000>; > - hysteresis = <2000>; > - type = "passive"; > - }; > - > - cpu_crit: cpu-crit { > - temperature = <90000>; > - hysteresis = <2000>; > - type = "critical"; > - }; > - }; > - > - cooling-maps { > - map0 { > - trip = <&cpu_alert>; > - cooling-device = > - <&A55_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, > - <&A55_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; > - }; > - }; > - }; > - }; > - > - cm33: remoteproc-cm33 { > - compatible = "fsl,imx93-cm33"; > - clocks = <&clk IMX93_CLK_CM33_GATE>; > - status = "disabled"; > - }; > - > mqs1: mqs1 { > compatible = "fsl,imx93-mqs"; > gpr = <&aonmix_ns_gpr>; > @@ -273,15 +183,6 @@ aonmix_ns_gpr: syscon@44210000 { > reg = <0x44210000 0x1000>; > }; > > - mu1: mailbox@44230000 { > - compatible = "fsl,imx93-mu", "fsl,imx8ulp-mu"; > - reg = <0x44230000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_MU1_B_GATE>; > - #mbox-cells = <2>; > - status = "disabled"; > - }; > - > system_counter: timer@44290000 { > compatible = "nxp,sysctr-timer"; > reg = <0x44290000 0x30000>; > @@ -485,14 +386,6 @@ src: system-controller@44460000 { > #size-cells = <1>; > ranges; > > - mlmix: power-domain@44461800 { > - compatible = "fsl,imx93-src-slice"; > - reg = <0x44461800 0x400>, <0x44464800 0x400>; > - #power-domain-cells = <0>; > - clocks = <&clk IMX93_CLK_ML_APB>, > - <&clk IMX93_CLK_ML>; > - }; > - > mediamix: power-domain@44462400 { > compatible = "fsl,imx93-src-slice"; > reg = <0x44462400 0x400>, <0x44465800 0x400>; > @@ -508,26 +401,6 @@ clock-controller@44480000 { > #clock-cells = <1>; > }; > > - tmu: tmu@44482000 { > - compatible = "fsl,qoriq-tmu"; > - reg = <0x44482000 0x1000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_TMC_GATE>; > - little-endian; > - fsl,tmu-range = <0x800000da 0x800000e9 > - 0x80000102 0x8000012a > - 0x80000166 0x800001a7 > - 0x800001b6>; > - fsl,tmu-calibration = <0x00000000 0x0000000e > - 0x00000001 0x00000029 > - 0x00000002 0x00000056 > - 0x00000003 0x000000a2 > - 0x00000004 0x00000116 > - 0x00000005 0x00000195 > - 0x00000006 0x000001b2>; > - #thermal-sensor-cells = <1>; > - }; > - > micfil: micfil@44520000 { > compatible = "fsl,imx93-micfil"; > reg = <0x44520000 0x10000>; > @@ -643,15 +516,6 @@ wakeupmix_gpr: syscon@42420000 { > reg = <0x42420000 0x1000>; > }; > > - mu2: mailbox@42440000 { > - compatible = "fsl,imx93-mu", "fsl,imx8ulp-mu"; > - reg = <0x42440000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_MU2_B_GATE>; > - #mbox-cells = <2>; > - status = "disabled"; > - }; > - > wdog3: watchdog@42490000 { > compatible = "fsl,imx93-wdt"; > reg = <0x42490000 0x10000>; > diff --git a/arch/arm64/boot/dts/freescale/imx93.dtsi b/arch/arm64/boot/dts/freescale/imx93.dtsi > dissimilarity index 97% > index 97ba4bf9bc7d..7b27012dfcb5 100644 > --- a/arch/arm64/boot/dts/freescale/imx93.dtsi > +++ b/arch/arm64/boot/dts/freescale/imx93.dtsi > @@ -1,1317 +1,161 @@ > -// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > -/* > - * Copyright 2022 NXP > - */ > - > -#include > -#include > -#include > -#include > -#include > -#include > -#include > - > -#include "imx93-pinfunc.h" > - > -/ { > - interrupt-parent = <&gic>; > - #address-cells = <2>; > - #size-cells = <2>; > - > - cpus { > - #address-cells = <1>; > - #size-cells = <0>; > - > - idle-states { > - entry-method = "psci"; > - > - cpu_pd_wait: cpu-pd-wait { > - compatible = "arm,idle-state"; > - arm,psci-suspend-param = <0x0010033>; > - local-timer-stop; > - entry-latency-us = <10000>; > - exit-latency-us = <7000>; > - min-residency-us = <27000>; > - wakeup-latency-us = <15000>; > - }; > - }; > - > - A55_0: cpu@0 { > - device_type = "cpu"; > - compatible = "arm,cortex-a55"; > - reg = <0x0>; > - enable-method = "psci"; > - #cooling-cells = <2>; > - cpu-idle-states = <&cpu_pd_wait>; > - i-cache-size = <32768>; > - i-cache-line-size = <64>; > - i-cache-sets = <128>; > - d-cache-size = <32768>; > - d-cache-line-size = <64>; > - d-cache-sets = <128>; > - next-level-cache = <&l2_cache_l0>; > - }; > - > - A55_1: cpu@100 { > - device_type = "cpu"; > - compatible = "arm,cortex-a55"; > - reg = <0x100>; > - enable-method = "psci"; > - #cooling-cells = <2>; > - cpu-idle-states = <&cpu_pd_wait>; > - i-cache-size = <32768>; > - i-cache-line-size = <64>; > - i-cache-sets = <128>; > - d-cache-size = <32768>; > - d-cache-line-size = <64>; > - d-cache-sets = <128>; > - next-level-cache = <&l2_cache_l1>; > - }; > - > - l2_cache_l0: l2-cache-l0 { > - compatible = "cache"; > - cache-size = <65536>; > - cache-line-size = <64>; > - cache-sets = <256>; > - cache-level = <2>; > - cache-unified; > - next-level-cache = <&l3_cache>; > - }; > - > - l2_cache_l1: l2-cache-l1 { > - compatible = "cache"; > - cache-size = <65536>; > - cache-line-size = <64>; > - cache-sets = <256>; > - cache-level = <2>; > - cache-unified; > - next-level-cache = <&l3_cache>; > - }; > - > - l3_cache: l3-cache { > - compatible = "cache"; > - cache-size = <262144>; > - cache-line-size = <64>; > - cache-sets = <256>; > - cache-level = <3>; > - cache-unified; > - }; > - }; > - > - osc_32k: clock-osc-32k { > - compatible = "fixed-clock"; > - #clock-cells = <0>; > - clock-frequency = <32768>; > - clock-output-names = "osc_32k"; > - }; > - > - osc_24m: clock-osc-24m { > - compatible = "fixed-clock"; > - #clock-cells = <0>; > - clock-frequency = <24000000>; > - clock-output-names = "osc_24m"; > - }; > - > - clk_ext1: clock-ext1 { > - compatible = "fixed-clock"; > - #clock-cells = <0>; > - clock-frequency = <133000000>; > - clock-output-names = "clk_ext1"; > - }; > - > - pmu { > - compatible = "arm,cortex-a55-pmu"; > - interrupts = ; > - }; > - > - psci { > - compatible = "arm,psci-1.0"; > - method = "smc"; > - }; > - > - timer { > - compatible = "arm,armv8-timer"; > - interrupts = , > - , > - , > - ; > - clock-frequency = <24000000>; > - arm,no-tick-in-suspend; > - interrupt-parent = <&gic>; > - }; > - > - gic: interrupt-controller@48000000 { > - compatible = "arm,gic-v3"; > - reg = <0 0x48000000 0 0x10000>, > - <0 0x48040000 0 0xc0000>; > - #interrupt-cells = <3>; > - interrupt-controller; > - interrupts = ; > - interrupt-parent = <&gic>; > - }; > - > - thermal-zones { > - cpu-thermal { > - polling-delay-passive = <250>; > - polling-delay = <2000>; > - > - thermal-sensors = <&tmu 0>; > - > - trips { > - cpu_alert: cpu-alert { > - temperature = <80000>; > - hysteresis = <2000>; > - type = "passive"; > - }; > - > - cpu_crit: cpu-crit { > - temperature = <90000>; > - hysteresis = <2000>; > - type = "critical"; > - }; > - }; > - > - cooling-maps { > - map0 { > - trip = <&cpu_alert>; > - cooling-device = > - <&A55_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, > - <&A55_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; > - }; > - }; > - }; > - }; > - > - cm33: remoteproc-cm33 { > - compatible = "fsl,imx93-cm33"; > - clocks = <&clk IMX93_CLK_CM33_GATE>; > - status = "disabled"; > - }; > - > - mqs1: mqs1 { > - compatible = "fsl,imx93-mqs"; > - gpr = <&aonmix_ns_gpr>; > - status = "disabled"; > - }; > - > - mqs2: mqs2 { > - compatible = "fsl,imx93-mqs"; > - gpr = <&wakeupmix_gpr>; > - status = "disabled"; > - }; > - > - usbphynop1: usbphynop1 { > - compatible = "usb-nop-xceiv"; > - #phy-cells = <0>; > - clocks = <&clk IMX93_CLK_USB_PHY_BURUNIN>; > - clock-names = "main_clk"; > - }; > - > - usbphynop2: usbphynop2 { > - compatible = "usb-nop-xceiv"; > - #phy-cells = <0>; > - clocks = <&clk IMX93_CLK_USB_PHY_BURUNIN>; > - clock-names = "main_clk"; > - }; > - > - soc@0 { > - compatible = "simple-bus"; > - #address-cells = <1>; > - #size-cells = <1>; > - ranges = <0x0 0x0 0x0 0x80000000>, > - <0x28000000 0x0 0x28000000 0x10000000>; > - > - aips1: bus@44000000 { > - compatible = "fsl,aips-bus", "simple-bus"; > - reg = <0x44000000 0x800000>; > - #address-cells = <1>; > - #size-cells = <1>; > - ranges; > - > - edma1: dma-controller@44000000 { > - compatible = "fsl,imx93-edma3"; > - reg = <0x44000000 0x200000>; > - #dma-cells = <3>; > - dma-channels = <31>; > - interrupts = , // 0: Reserved > - , // 1: CANFD1 > - , // 2: Reserved > - , // 3: GPIO1 CH0 > - , // 4: GPIO1 CH1 > - , // 5: I3C1 TO Bus > - , // 6: I3C1 From Bus > - , // 7: LPI2C1 M TX > - , // 8: LPI2C1 S TX > - , // 9: LPI2C2 M RX > - , // 10: LPI2C2 S RX > - , // 11: LPSPI1 TX > - , // 12: LPSPI1 RX > - , // 13: LPSPI2 TX > - , // 14: LPSPI2 RX > - , // 15: LPTMR1 > - , // 16: LPUART1 TX > - , // 17: LPUART1 RX > - , // 18: LPUART2 TX > - , // 19: LPUART2 RX > - , // 20: S400 > - , // 21: SAI TX > - , // 22: SAI RX > - , // 23: TPM1 CH0/CH2 > - , // 24: TPM1 CH1/CH3 > - , // 25: TPM1 Overflow > - , // 26: TMP2 CH0/CH2 > - , // 27: TMP2 CH1/CH3 > - , // 28: TMP2 Overflow > - , // 29: PDM > - ; // 30: ADC1 > - clocks = <&clk IMX93_CLK_EDMA1_GATE>; > - clock-names = "dma"; > - }; > - > - aonmix_ns_gpr: syscon@44210000 { > - compatible = "fsl,imx93-aonmix-ns-syscfg", "syscon"; > - reg = <0x44210000 0x1000>; > - }; > - > - mu1: mailbox@44230000 { > - compatible = "fsl,imx93-mu", "fsl,imx8ulp-mu"; > - reg = <0x44230000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_MU1_B_GATE>; > - #mbox-cells = <2>; > - status = "disabled"; > - }; > - > - system_counter: timer@44290000 { > - compatible = "nxp,sysctr-timer"; > - reg = <0x44290000 0x30000>; > - interrupts = ; > - clocks = <&osc_24m>; > - clock-names = "per"; > - nxp,no-divider; > - }; > - > - wdog1: watchdog@442d0000 { > - compatible = "fsl,imx93-wdt"; > - reg = <0x442d0000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_WDOG1_GATE>; > - timeout-sec = <40>; > - status = "disabled"; > - }; > - > - wdog2: watchdog@442e0000 { > - compatible = "fsl,imx93-wdt"; > - reg = <0x442e0000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_WDOG2_GATE>; > - timeout-sec = <40>; > - status = "disabled"; > - }; > - > - tpm1: pwm@44310000 { > - compatible = "fsl,imx7ulp-pwm"; > - reg = <0x44310000 0x1000>; > - clocks = <&clk IMX93_CLK_TPM1_GATE>; > - #pwm-cells = <3>; > - status = "disabled"; > - }; > - > - tpm2: pwm@44320000 { > - compatible = "fsl,imx7ulp-pwm"; > - reg = <0x44320000 0x10000>; > - clocks = <&clk IMX93_CLK_TPM2_GATE>; > - #pwm-cells = <3>; > - status = "disabled"; > - }; > - > - i3c1: i3c@44330000 { > - compatible = "silvaco,i3c-master-v1"; > - reg = <0x44330000 0x10000>; > - interrupts = ; > - #address-cells = <3>; > - #size-cells = <0>; > - clocks = <&clk IMX93_CLK_BUS_AON>, > - <&clk IMX93_CLK_I3C1_GATE>, > - <&clk IMX93_CLK_I3C1_SLOW>; > - clock-names = "pclk", "fast_clk", "slow_clk"; > - status = "disabled"; > - }; > - > - lpi2c1: i2c@44340000 { > - compatible = "fsl,imx93-lpi2c", "fsl,imx7ulp-lpi2c"; > - reg = <0x44340000 0x10000>; > - #address-cells = <1>; > - #size-cells = <0>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPI2C1_GATE>, > - <&clk IMX93_CLK_BUS_AON>; > - clock-names = "per", "ipg"; > - dmas = <&edma1 7 0 0>, <&edma1 8 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpi2c2: i2c@44350000 { > - compatible = "fsl,imx93-lpi2c", "fsl,imx7ulp-lpi2c"; > - reg = <0x44350000 0x10000>; > - #address-cells = <1>; > - #size-cells = <0>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPI2C2_GATE>, > - <&clk IMX93_CLK_BUS_AON>; > - clock-names = "per", "ipg"; > - dmas = <&edma1 9 0 0>, <&edma1 10 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpspi1: spi@44360000 { > - #address-cells = <1>; > - #size-cells = <0>; > - compatible = "fsl,imx93-spi", "fsl,imx7ulp-spi"; > - reg = <0x44360000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPSPI1_GATE>, > - <&clk IMX93_CLK_BUS_AON>; > - clock-names = "per", "ipg"; > - dmas = <&edma1 11 0 0>, <&edma1 12 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpspi2: spi@44370000 { > - #address-cells = <1>; > - #size-cells = <0>; > - compatible = "fsl,imx93-spi", "fsl,imx7ulp-spi"; > - reg = <0x44370000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPSPI2_GATE>, > - <&clk IMX93_CLK_BUS_AON>; > - clock-names = "per", "ipg"; > - dmas = <&edma1 13 0 0>, <&edma1 14 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpuart1: serial@44380000 { > - compatible = "fsl,imx93-lpuart", "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart"; > - reg = <0x44380000 0x1000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPUART1_GATE>; > - clock-names = "ipg"; > - dmas = <&edma1 17 0 FSL_EDMA_RX>, <&edma1 16 0 0>; > - dma-names = "rx", "tx"; > - status = "disabled"; > - }; > - > - lpuart2: serial@44390000 { > - compatible = "fsl,imx93-lpuart", "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart"; > - reg = <0x44390000 0x1000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPUART2_GATE>; > - clock-names = "ipg"; > - dmas = <&edma1 19 0 FSL_EDMA_RX>, <&edma1 18 0 0>; > - dma-names = "rx", "tx"; > - status = "disabled"; > - }; > - > - flexcan1: can@443a0000 { > - compatible = "fsl,imx93-flexcan"; > - reg = <0x443a0000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_BUS_AON>, > - <&clk IMX93_CLK_CAN1_GATE>; > - clock-names = "ipg", "per"; > - assigned-clocks = <&clk IMX93_CLK_CAN1>; > - assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>; > - assigned-clock-rates = <40000000>; > - fsl,clk-source = /bits/ 8 <0>; > - fsl,stop-mode = <&aonmix_ns_gpr 0x14 0>; > - status = "disabled"; > - }; > - > - sai1: sai@443b0000 { > - compatible = "fsl,imx93-sai"; > - reg = <0x443b0000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_SAI1_IPG>, <&clk IMX93_CLK_DUMMY>, > - <&clk IMX93_CLK_SAI1_GATE>, <&clk IMX93_CLK_DUMMY>, > - <&clk IMX93_CLK_DUMMY>; > - clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3"; > - dmas = <&edma1 22 0 FSL_EDMA_RX>, <&edma1 21 0 0>; > - dma-names = "rx", "tx"; > - #sound-dai-cells = <0>; > - status = "disabled"; > - }; > - > - iomuxc: pinctrl@443c0000 { > - compatible = "fsl,imx93-iomuxc"; > - reg = <0x443c0000 0x10000>; > - status = "okay"; > - }; > - > - bbnsm: bbnsm@44440000 { > - compatible = "nxp,imx93-bbnsm", "syscon", "simple-mfd"; > - reg = <0x44440000 0x10000>; > - > - bbnsm_rtc: rtc { > - compatible = "nxp,imx93-bbnsm-rtc"; > - interrupts = ; > - }; > - > - bbnsm_pwrkey: pwrkey { > - compatible = "nxp,imx93-bbnsm-pwrkey"; > - interrupts = ; > - linux,code = ; > - }; > - }; > - > - clk: clock-controller@44450000 { > - compatible = "fsl,imx93-ccm"; > - reg = <0x44450000 0x10000>; > - #clock-cells = <1>; > - clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>; > - clock-names = "osc_32k", "osc_24m", "clk_ext1"; > - assigned-clocks = <&clk IMX93_CLK_AUDIO_PLL>; > - assigned-clock-rates = <393216000>; > - status = "okay"; > - }; > - > - src: system-controller@44460000 { > - compatible = "fsl,imx93-src", "syscon"; > - reg = <0x44460000 0x10000>; > - #address-cells = <1>; > - #size-cells = <1>; > - ranges; > - > - mlmix: power-domain@44461800 { > - compatible = "fsl,imx93-src-slice"; > - reg = <0x44461800 0x400>, <0x44464800 0x400>; > - #power-domain-cells = <0>; > - clocks = <&clk IMX93_CLK_ML_APB>, > - <&clk IMX93_CLK_ML>; > - }; > - > - mediamix: power-domain@44462400 { > - compatible = "fsl,imx93-src-slice"; > - reg = <0x44462400 0x400>, <0x44465800 0x400>; > - #power-domain-cells = <0>; > - clocks = <&clk IMX93_CLK_NIC_MEDIA_GATE>, > - <&clk IMX93_CLK_MEDIA_APB>; > - }; > - }; > - > - clock-controller@44480000 { > - compatible = "fsl,imx93-anatop"; > - reg = <0x44480000 0x2000>; > - #clock-cells = <1>; > - }; > - > - tmu: tmu@44482000 { > - compatible = "fsl,qoriq-tmu"; > - reg = <0x44482000 0x1000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_TMC_GATE>; > - little-endian; > - fsl,tmu-range = <0x800000da 0x800000e9 > - 0x80000102 0x8000012a > - 0x80000166 0x800001a7 > - 0x800001b6>; > - fsl,tmu-calibration = <0x00000000 0x0000000e > - 0x00000001 0x00000029 > - 0x00000002 0x00000056 > - 0x00000003 0x000000a2 > - 0x00000004 0x00000116 > - 0x00000005 0x00000195 > - 0x00000006 0x000001b2>; > - #thermal-sensor-cells = <1>; > - }; > - > - micfil: micfil@44520000 { > - compatible = "fsl,imx93-micfil"; > - reg = <0x44520000 0x10000>; > - interrupts = , > - , > - , > - ; > - clocks = <&clk IMX93_CLK_PDM_IPG>, > - <&clk IMX93_CLK_PDM_GATE>, > - <&clk IMX93_CLK_AUDIO_PLL>; > - clock-names = "ipg_clk", "ipg_clk_app", "pll8k"; > - dmas = <&edma1 29 0 5>; > - dma-names = "rx"; > - #sound-dai-cells = <0>; > - status = "disabled"; > - }; > - > - adc1: adc@44530000 { > - compatible = "nxp,imx93-adc"; > - reg = <0x44530000 0x10000>; > - interrupts = , > - , > - ; > - clocks = <&clk IMX93_CLK_ADC1_GATE>; > - clock-names = "ipg"; > - #io-channel-cells = <1>; > - status = "disabled"; > - }; > - }; > - > - aips2: bus@42000000 { > - compatible = "fsl,aips-bus", "simple-bus"; > - reg = <0x42000000 0x800000>; > - #address-cells = <1>; > - #size-cells = <1>; > - ranges; > - > - edma2: dma-controller@42000000 { > - compatible = "fsl,imx93-edma4"; > - reg = <0x42000000 0x210000>; > - #dma-cells = <3>; > - dma-channels = <64>; > - interrupts = , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - , > - ; > - clocks = <&clk IMX93_CLK_EDMA2_GATE>; > - clock-names = "dma"; > - }; > - > - wakeupmix_gpr: syscon@42420000 { > - compatible = "fsl,imx93-wakeupmix-syscfg", "syscon"; > - reg = <0x42420000 0x1000>; > - }; > - > - mu2: mailbox@42440000 { > - compatible = "fsl,imx93-mu", "fsl,imx8ulp-mu"; > - reg = <0x42440000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_MU2_B_GATE>; > - #mbox-cells = <2>; > - status = "disabled"; > - }; > - > - wdog3: watchdog@42490000 { > - compatible = "fsl,imx93-wdt"; > - reg = <0x42490000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_WDOG3_GATE>; > - timeout-sec = <40>; > - status = "disabled"; > - }; > - > - wdog4: watchdog@424a0000 { > - compatible = "fsl,imx93-wdt"; > - reg = <0x424a0000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_WDOG4_GATE>; > - timeout-sec = <40>; > - status = "disabled"; > - }; > - > - wdog5: watchdog@424b0000 { > - compatible = "fsl,imx93-wdt"; > - reg = <0x424b0000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_WDOG5_GATE>; > - timeout-sec = <40>; > - status = "disabled"; > - }; > - > - tpm3: pwm@424e0000 { > - compatible = "fsl,imx7ulp-pwm"; > - reg = <0x424e0000 0x1000>; > - clocks = <&clk IMX93_CLK_TPM3_GATE>; > - #pwm-cells = <3>; > - status = "disabled"; > - }; > - > - tpm4: pwm@424f0000 { > - compatible = "fsl,imx7ulp-pwm"; > - reg = <0x424f0000 0x10000>; > - clocks = <&clk IMX93_CLK_TPM4_GATE>; > - #pwm-cells = <3>; > - status = "disabled"; > - }; > - > - tpm5: pwm@42500000 { > - compatible = "fsl,imx7ulp-pwm"; > - reg = <0x42500000 0x10000>; > - clocks = <&clk IMX93_CLK_TPM5_GATE>; > - #pwm-cells = <3>; > - status = "disabled"; > - }; > - > - tpm6: pwm@42510000 { > - compatible = "fsl,imx7ulp-pwm"; > - reg = <0x42510000 0x10000>; > - clocks = <&clk IMX93_CLK_TPM6_GATE>; > - #pwm-cells = <3>; > - status = "disabled"; > - }; > - > - i3c2: i3c@42520000 { > - compatible = "silvaco,i3c-master-v1"; > - reg = <0x42520000 0x10000>; > - interrupts = ; > - #address-cells = <3>; > - #size-cells = <0>; > - clocks = <&clk IMX93_CLK_BUS_WAKEUP>, > - <&clk IMX93_CLK_I3C2_GATE>, > - <&clk IMX93_CLK_I3C2_SLOW>; > - clock-names = "pclk", "fast_clk", "slow_clk"; > - status = "disabled"; > - }; > - > - lpi2c3: i2c@42530000 { > - compatible = "fsl,imx93-lpi2c", "fsl,imx7ulp-lpi2c"; > - reg = <0x42530000 0x10000>; > - #address-cells = <1>; > - #size-cells = <0>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPI2C3_GATE>, > - <&clk IMX93_CLK_BUS_WAKEUP>; > - clock-names = "per", "ipg"; > - dmas = <&edma2 8 0 0>, <&edma2 9 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpi2c4: i2c@42540000 { > - compatible = "fsl,imx93-lpi2c", "fsl,imx7ulp-lpi2c"; > - reg = <0x42540000 0x10000>; > - #address-cells = <1>; > - #size-cells = <0>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPI2C4_GATE>, > - <&clk IMX93_CLK_BUS_WAKEUP>; > - clock-names = "per", "ipg"; > - dmas = <&edma2 10 0 0>, <&edma2 11 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpspi3: spi@42550000 { > - #address-cells = <1>; > - #size-cells = <0>; > - compatible = "fsl,imx93-spi", "fsl,imx7ulp-spi"; > - reg = <0x42550000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPSPI3_GATE>, > - <&clk IMX93_CLK_BUS_WAKEUP>; > - clock-names = "per", "ipg"; > - dmas = <&edma2 12 0 0>, <&edma2 13 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpspi4: spi@42560000 { > - #address-cells = <1>; > - #size-cells = <0>; > - compatible = "fsl,imx93-spi", "fsl,imx7ulp-spi"; > - reg = <0x42560000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPSPI4_GATE>, > - <&clk IMX93_CLK_BUS_WAKEUP>; > - clock-names = "per", "ipg"; > - dmas = <&edma2 14 0 0>, <&edma2 15 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpuart3: serial@42570000 { > - compatible = "fsl,imx93-lpuart", "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart"; > - reg = <0x42570000 0x1000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPUART3_GATE>; > - clock-names = "ipg"; > - dmas = <&edma2 18 0 FSL_EDMA_RX>, <&edma2 17 0 0>; > - dma-names = "rx", "tx"; > - status = "disabled"; > - }; > - > - lpuart4: serial@42580000 { > - compatible = "fsl,imx93-lpuart", "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart"; > - reg = <0x42580000 0x1000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPUART4_GATE>; > - clock-names = "ipg"; > - dmas = <&edma2 20 0 FSL_EDMA_RX>, <&edma2 19 0 0>; > - dma-names = "rx", "tx"; > - status = "disabled"; > - }; > - > - lpuart5: serial@42590000 { > - compatible = "fsl,imx93-lpuart", "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart"; > - reg = <0x42590000 0x1000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPUART5_GATE>; > - clock-names = "ipg"; > - dmas = <&edma2 22 0 FSL_EDMA_RX>, <&edma2 21 0 0>; > - dma-names = "rx", "tx"; > - status = "disabled"; > - }; > - > - lpuart6: serial@425a0000 { > - compatible = "fsl,imx93-lpuart", "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart"; > - reg = <0x425a0000 0x1000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPUART6_GATE>; > - clock-names = "ipg"; > - dmas = <&edma2 24 0 FSL_EDMA_RX>, <&edma2 23 0 0>; > - dma-names = "rx", "tx"; > - status = "disabled"; > - }; > - > - flexcan2: can@425b0000 { > - compatible = "fsl,imx93-flexcan"; > - reg = <0x425b0000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_BUS_WAKEUP>, > - <&clk IMX93_CLK_CAN2_GATE>; > - clock-names = "ipg", "per"; > - assigned-clocks = <&clk IMX93_CLK_CAN2>; > - assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>; > - assigned-clock-rates = <40000000>; > - fsl,clk-source = /bits/ 8 <0>; > - fsl,stop-mode = <&wakeupmix_gpr 0x0c 2>; > - status = "disabled"; > - }; > - > - flexspi1: spi@425e0000 { > - compatible = "nxp,imx8mm-fspi"; > - reg = <0x425e0000 0x10000>, <0x28000000 0x10000000>; > - reg-names = "fspi_base", "fspi_mmap"; > - #address-cells = <1>; > - #size-cells = <0>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_FLEXSPI1_GATE>, > - <&clk IMX93_CLK_FLEXSPI1_GATE>; > - clock-names = "fspi_en", "fspi"; > - assigned-clocks = <&clk IMX93_CLK_FLEXSPI1>; > - assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1>; > - status = "disabled"; > - }; > - > - sai2: sai@42650000 { > - compatible = "fsl,imx93-sai"; > - reg = <0x42650000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_SAI2_IPG>, <&clk IMX93_CLK_DUMMY>, > - <&clk IMX93_CLK_SAI2_GATE>, <&clk IMX93_CLK_DUMMY>, > - <&clk IMX93_CLK_DUMMY>; > - clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3"; > - dmas = <&edma2 59 0 FSL_EDMA_RX>, <&edma2 58 0 0>; > - dma-names = "rx", "tx"; > - #sound-dai-cells = <0>; > - status = "disabled"; > - }; > - > - sai3: sai@42660000 { > - compatible = "fsl,imx93-sai"; > - reg = <0x42660000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_SAI3_IPG>, <&clk IMX93_CLK_DUMMY>, > - <&clk IMX93_CLK_SAI3_GATE>, <&clk IMX93_CLK_DUMMY>, > - <&clk IMX93_CLK_DUMMY>; > - clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3"; > - dmas = <&edma2 61 0 FSL_EDMA_RX>, <&edma2 60 0 0>; > - dma-names = "rx", "tx"; > - #sound-dai-cells = <0>; > - status = "disabled"; > - }; > - > - xcvr: xcvr@42680000 { > - compatible = "fsl,imx93-xcvr"; > - reg = <0x42680000 0x800>, > - <0x42680800 0x400>, > - <0x42680c00 0x080>, > - <0x42680e00 0x080>; > - reg-names = "ram", "regs", "rxfifo", "txfifo"; > - interrupts = , > - ; > - clocks = <&clk IMX93_CLK_SPDIF_IPG>, > - <&clk IMX93_CLK_SPDIF_GATE>, > - <&clk IMX93_CLK_DUMMY>, > - <&clk IMX93_CLK_AUD_XCVR_GATE>; > - clock-names = "ipg", "phy", "spba", "pll_ipg"; > - dmas = <&edma2 65 0 FSL_EDMA_RX>, <&edma2 66 0 0>; > - dma-names = "rx", "tx"; > - #sound-dai-cells = <0>; > - status = "disabled"; > - }; > - > - lpuart7: serial@42690000 { > - compatible = "fsl,imx93-lpuart", "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart"; > - reg = <0x42690000 0x1000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPUART7_GATE>; > - clock-names = "ipg"; > - dmas = <&edma2 88 0 FSL_EDMA_RX>, <&edma2 87 0 0>; > - dma-names = "rx", "tx"; > - status = "disabled"; > - }; > - > - lpuart8: serial@426a0000 { > - compatible = "fsl,imx93-lpuart", "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart"; > - reg = <0x426a0000 0x1000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPUART8_GATE>; > - clock-names = "ipg"; > - dmas = <&edma2 90 0 FSL_EDMA_RX>, <&edma2 89 0 0>; > - dma-names = "rx", "tx"; > - status = "disabled"; > - }; > - > - lpi2c5: i2c@426b0000 { > - compatible = "fsl,imx93-lpi2c", "fsl,imx7ulp-lpi2c"; > - reg = <0x426b0000 0x10000>; > - #address-cells = <1>; > - #size-cells = <0>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPI2C5_GATE>, > - <&clk IMX93_CLK_BUS_WAKEUP>; > - clock-names = "per", "ipg"; > - dmas = <&edma2 71 0 0>, <&edma2 72 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpi2c6: i2c@426c0000 { > - compatible = "fsl,imx93-lpi2c", "fsl,imx7ulp-lpi2c"; > - reg = <0x426c0000 0x10000>; > - #address-cells = <1>; > - #size-cells = <0>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPI2C6_GATE>, > - <&clk IMX93_CLK_BUS_WAKEUP>; > - clock-names = "per", "ipg"; > - dmas = <&edma2 73 0 0>, <&edma2 74 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpi2c7: i2c@426d0000 { > - compatible = "fsl,imx93-lpi2c", "fsl,imx7ulp-lpi2c"; > - reg = <0x426d0000 0x10000>; > - #address-cells = <1>; > - #size-cells = <0>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPI2C7_GATE>, > - <&clk IMX93_CLK_BUS_WAKEUP>; > - clock-names = "per", "ipg"; > - dmas = <&edma2 75 0 0>, <&edma2 76 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpi2c8: i2c@426e0000 { > - compatible = "fsl,imx93-lpi2c", "fsl,imx7ulp-lpi2c"; > - reg = <0x426e0000 0x10000>; > - #address-cells = <1>; > - #size-cells = <0>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPI2C8_GATE>, > - <&clk IMX93_CLK_BUS_WAKEUP>; > - clock-names = "per", "ipg"; > - dmas = <&edma2 77 0 0>, <&edma2 78 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpspi5: spi@426f0000 { > - #address-cells = <1>; > - #size-cells = <0>; > - compatible = "fsl,imx93-spi", "fsl,imx7ulp-spi"; > - reg = <0x426f0000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPSPI5_GATE>, > - <&clk IMX93_CLK_BUS_WAKEUP>; > - clock-names = "per", "ipg"; > - dmas = <&edma2 79 0 0>, <&edma2 80 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpspi6: spi@42700000 { > - #address-cells = <1>; > - #size-cells = <0>; > - compatible = "fsl,imx93-spi", "fsl,imx7ulp-spi"; > - reg = <0x42700000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPSPI6_GATE>, > - <&clk IMX93_CLK_BUS_WAKEUP>; > - clock-names = "per", "ipg"; > - dmas = <&edma2 81 0 0>, <&edma2 82 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpspi7: spi@42710000 { > - #address-cells = <1>; > - #size-cells = <0>; > - compatible = "fsl,imx93-spi", "fsl,imx7ulp-spi"; > - reg = <0x42710000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPSPI7_GATE>, > - <&clk IMX93_CLK_BUS_WAKEUP>; > - clock-names = "per", "ipg"; > - dmas = <&edma2 83 0 0>, <&edma2 84 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - lpspi8: spi@42720000 { > - #address-cells = <1>; > - #size-cells = <0>; > - compatible = "fsl,imx93-spi", "fsl,imx7ulp-spi"; > - reg = <0x42720000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_LPSPI8_GATE>, > - <&clk IMX93_CLK_BUS_WAKEUP>; > - clock-names = "per", "ipg"; > - dmas = <&edma2 85 0 0>, <&edma2 86 0 FSL_EDMA_RX>; > - dma-names = "tx", "rx"; > - status = "disabled"; > - }; > - > - }; > - > - aips3: bus@42800000 { > - compatible = "fsl,aips-bus", "simple-bus"; > - reg = <0x42800000 0x800000>; > - #address-cells = <1>; > - #size-cells = <1>; > - ranges; > - > - usdhc1: mmc@42850000 { > - compatible = "fsl,imx93-usdhc", "fsl,imx8mm-usdhc"; > - reg = <0x42850000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_BUS_WAKEUP>, > - <&clk IMX93_CLK_WAKEUP_AXI>, > - <&clk IMX93_CLK_USDHC1_GATE>; > - clock-names = "ipg", "ahb", "per"; > - assigned-clocks = <&clk IMX93_CLK_USDHC1>; > - assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1>; > - assigned-clock-rates = <400000000>; > - bus-width = <8>; > - fsl,tuning-start-tap = <1>; > - fsl,tuning-step = <2>; > - status = "disabled"; > - }; > - > - usdhc2: mmc@42860000 { > - compatible = "fsl,imx93-usdhc", "fsl,imx8mm-usdhc"; > - reg = <0x42860000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_BUS_WAKEUP>, > - <&clk IMX93_CLK_WAKEUP_AXI>, > - <&clk IMX93_CLK_USDHC2_GATE>; > - clock-names = "ipg", "ahb", "per"; > - assigned-clocks = <&clk IMX93_CLK_USDHC2>; > - assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1>; > - assigned-clock-rates = <400000000>; > - bus-width = <4>; > - fsl,tuning-start-tap = <1>; > - fsl,tuning-step = <2>; > - status = "disabled"; > - }; > - > - fec: ethernet@42890000 { > - compatible = "fsl,imx93-fec", "fsl,imx8mq-fec", "fsl,imx6sx-fec"; > - reg = <0x42890000 0x10000>; > - interrupts = , > - , > - , > - ; > - clocks = <&clk IMX93_CLK_ENET1_GATE>, > - <&clk IMX93_CLK_ENET1_GATE>, > - <&clk IMX93_CLK_ENET_TIMER1>, > - <&clk IMX93_CLK_ENET_REF>, > - <&clk IMX93_CLK_ENET_REF_PHY>; > - clock-names = "ipg", "ahb", "ptp", > - "enet_clk_ref", "enet_out"; > - assigned-clocks = <&clk IMX93_CLK_ENET_TIMER1>, > - <&clk IMX93_CLK_ENET_REF>, > - <&clk IMX93_CLK_ENET_REF_PHY>; > - assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>, > - <&clk IMX93_CLK_SYS_PLL_PFD0_DIV2>, > - <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>; > - assigned-clock-rates = <100000000>, <250000000>, <50000000>; > - fsl,num-tx-queues = <3>; > - fsl,num-rx-queues = <3>; > - fsl,stop-mode = <&wakeupmix_gpr 0x0c 1>; > - nvmem-cells = <ð_mac1>; > - nvmem-cell-names = "mac-address"; > - status = "disabled"; > - }; > - > - eqos: ethernet@428a0000 { > - compatible = "nxp,imx93-dwmac-eqos", "snps,dwmac-5.10a"; > - reg = <0x428a0000 0x10000>; > - interrupts = , > - ; > - interrupt-names = "macirq", "eth_wake_irq"; > - clocks = <&clk IMX93_CLK_ENET_QOS_GATE>, > - <&clk IMX93_CLK_ENET_QOS_GATE>, > - <&clk IMX93_CLK_ENET_TIMER2>, > - <&clk IMX93_CLK_ENET>, > - <&clk IMX93_CLK_ENET_QOS_GATE>; > - clock-names = "stmmaceth", "pclk", "ptp_ref", "tx", "mem"; > - assigned-clocks = <&clk IMX93_CLK_ENET_TIMER2>, > - <&clk IMX93_CLK_ENET>; > - assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>, > - <&clk IMX93_CLK_SYS_PLL_PFD0_DIV2>; > - assigned-clock-rates = <100000000>, <250000000>; > - intf_mode = <&wakeupmix_gpr 0x28>; > - snps,clk-csr = <6>; > - nvmem-cells = <ð_mac2>; > - nvmem-cell-names = "mac-address"; > - status = "disabled"; > - }; > - > - usdhc3: mmc@428b0000 { > - compatible = "fsl,imx93-usdhc", "fsl,imx8mm-usdhc"; > - reg = <0x428b0000 0x10000>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_BUS_WAKEUP>, > - <&clk IMX93_CLK_WAKEUP_AXI>, > - <&clk IMX93_CLK_USDHC3_GATE>; > - clock-names = "ipg", "ahb", "per"; > - assigned-clocks = <&clk IMX93_CLK_USDHC3>; > - assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1>; > - assigned-clock-rates = <400000000>; > - bus-width = <4>; > - fsl,tuning-start-tap = <1>; > - fsl,tuning-step = <2>; > - status = "disabled"; > - }; > - }; > - > - gpio2: gpio@43810000 { > - compatible = "fsl,imx93-gpio", "fsl,imx8ulp-gpio"; > - reg = <0x43810000 0x1000>; > - gpio-controller; > - #gpio-cells = <2>; > - interrupts = , > - ; > - interrupt-controller; > - #interrupt-cells = <2>; > - clocks = <&clk IMX93_CLK_GPIO2_GATE>, > - <&clk IMX93_CLK_GPIO2_GATE>; > - clock-names = "gpio", "port"; > - gpio-ranges = <&iomuxc 0 4 30>; > - }; > - > - gpio3: gpio@43820000 { > - compatible = "fsl,imx93-gpio", "fsl,imx8ulp-gpio"; > - reg = <0x43820000 0x1000>; > - gpio-controller; > - #gpio-cells = <2>; > - interrupts = , > - ; > - interrupt-controller; > - #interrupt-cells = <2>; > - clocks = <&clk IMX93_CLK_GPIO3_GATE>, > - <&clk IMX93_CLK_GPIO3_GATE>; > - clock-names = "gpio", "port"; > - gpio-ranges = <&iomuxc 0 84 8>, <&iomuxc 8 66 18>, > - <&iomuxc 26 34 2>, <&iomuxc 28 0 4>; > - }; > - > - gpio4: gpio@43830000 { > - compatible = "fsl,imx93-gpio", "fsl,imx8ulp-gpio"; > - reg = <0x43830000 0x1000>; > - gpio-controller; > - #gpio-cells = <2>; > - interrupts = , > - ; > - interrupt-controller; > - #interrupt-cells = <2>; > - clocks = <&clk IMX93_CLK_GPIO4_GATE>, > - <&clk IMX93_CLK_GPIO4_GATE>; > - clock-names = "gpio", "port"; > - gpio-ranges = <&iomuxc 0 38 28>, <&iomuxc 28 36 2>; > - }; > - > - gpio1: gpio@47400000 { > - compatible = "fsl,imx93-gpio", "fsl,imx8ulp-gpio"; > - reg = <0x47400000 0x1000>; > - gpio-controller; > - #gpio-cells = <2>; > - interrupts = , > - ; > - interrupt-controller; > - #interrupt-cells = <2>; > - clocks = <&clk IMX93_CLK_GPIO1_GATE>, > - <&clk IMX93_CLK_GPIO1_GATE>; > - clock-names = "gpio", "port"; > - gpio-ranges = <&iomuxc 0 92 16>; > - }; > - > - ocotp: efuse@47510000 { > - compatible = "fsl,imx93-ocotp", "syscon"; > - reg = <0x47510000 0x10000>; > - #address-cells = <1>; > - #size-cells = <1>; > - > - eth_mac1: mac-address@4ec { > - reg = <0x4ec 0x6>; > - }; > - > - eth_mac2: mac-address@4f2 { > - reg = <0x4f2 0x6>; > - }; > - > - }; > - > - s4muap: mailbox@47520000 { > - compatible = "fsl,imx93-mu-s4"; > - reg = <0x47520000 0x10000>; > - interrupts = , > - ; > - interrupt-names = "tx", "rx"; > - #mbox-cells = <2>; > - }; > - > - media_blk_ctrl: system-controller@4ac10000 { > - compatible = "fsl,imx93-media-blk-ctrl", "syscon"; > - reg = <0x4ac10000 0x10000>; > - power-domains = <&mediamix>; > - clocks = <&clk IMX93_CLK_MEDIA_APB>, > - <&clk IMX93_CLK_MEDIA_AXI>, > - <&clk IMX93_CLK_NIC_MEDIA_GATE>, > - <&clk IMX93_CLK_MEDIA_DISP_PIX>, > - <&clk IMX93_CLK_CAM_PIX>, > - <&clk IMX93_CLK_PXP_GATE>, > - <&clk IMX93_CLK_LCDIF_GATE>, > - <&clk IMX93_CLK_ISI_GATE>, > - <&clk IMX93_CLK_MIPI_CSI_GATE>, > - <&clk IMX93_CLK_MIPI_DSI_GATE>; > - clock-names = "apb", "axi", "nic", "disp", "cam", > - "pxp", "lcdif", "isi", "csi", "dsi"; > - #power-domain-cells = <1>; > - status = "disabled"; > - }; > - > - usbotg1: usb@4c100000 { > - compatible = "fsl,imx93-usb", "fsl,imx7d-usb", "fsl,imx27-usb"; > - reg = <0x4c100000 0x200>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_USB_CONTROLLER_GATE>, > - <&clk IMX93_CLK_HSIO_32K_GATE>; > - clock-names = "usb_ctrl_root", "usb_wakeup"; > - assigned-clocks = <&clk IMX93_CLK_HSIO>; > - assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>; > - assigned-clock-rates = <133000000>; > - phys = <&usbphynop1>; > - fsl,usbmisc = <&usbmisc1 0>; > - status = "disabled"; > - }; > - > - usbmisc1: usbmisc@4c100200 { > - compatible = "fsl,imx8mm-usbmisc", "fsl,imx7d-usbmisc", > - "fsl,imx6q-usbmisc"; > - reg = <0x4c100200 0x200>; > - #index-cells = <1>; > - }; > - > - usbotg2: usb@4c200000 { > - compatible = "fsl,imx93-usb", "fsl,imx7d-usb", "fsl,imx27-usb"; > - reg = <0x4c200000 0x200>; > - interrupts = ; > - clocks = <&clk IMX93_CLK_USB_CONTROLLER_GATE>, > - <&clk IMX93_CLK_HSIO_32K_GATE>; > - clock-names = "usb_ctrl_root", "usb_wakeup"; > - assigned-clocks = <&clk IMX93_CLK_HSIO>; > - assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>; > - assigned-clock-rates = <133000000>; > - phys = <&usbphynop2>; > - fsl,usbmisc = <&usbmisc2 0>; > - status = "disabled"; > - }; > - > - usbmisc2: usbmisc@4c200200 { > - compatible = "fsl,imx8mm-usbmisc", "fsl,imx7d-usbmisc", > - "fsl,imx6q-usbmisc"; > - reg = <0x4c200200 0x200>; > - #index-cells = <1>; > - }; > - > - memory-controller@4e300000 { > - compatible = "nxp,imx9-memory-controller"; > - reg = <0x4e300000 0x800>, <0x4e301000 0x1000>; > - reg-names = "ctrl", "inject"; > - interrupts = ; > - little-endian; > - }; > - > - ddr-pmu@4e300dc0 { > - compatible = "fsl,imx93-ddr-pmu"; > - reg = <0x4e300dc0 0x200>; > - interrupts = ; > - }; > - }; > -}; > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright 2022,2025 NXP > + */ > + > +#include "imx91_93_common.dtsi" > + > +/{ > + cm33: remoteproc-cm33 { > + compatible = "fsl,imx93-cm33"; > + clocks = <&clk IMX93_CLK_CM33_GATE>; > + status = "disabled"; > + }; > + > + thermal-zones { > + cpu-thermal { > + polling-delay-passive = <250>; > + polling-delay = <2000>; > + > + thermal-sensors = <&tmu 0>; > + > + trips { > + cpu_alert: cpu-alert { > + temperature = <80000>; > + hysteresis = <2000>; > + type = "passive"; > + }; > + > + cpu_crit: cpu-crit { > + temperature = <90000>; > + hysteresis = <2000>; > + type = "critical"; > + }; > + }; > + > + cooling-maps { > + map0 { > + trip = <&cpu_alert>; > + cooling-device = > + <&A55_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, > + <&A55_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; > + }; > + }; > + }; > + }; > +}; > + > +&aips1 { > + mu1: mailbox@44230000 { > + compatible = "fsl,imx93-mu", "fsl,imx8ulp-mu"; > + reg = <0x44230000 0x10000>; > + interrupts = ; > + clocks = <&clk IMX93_CLK_MU1_B_GATE>; > + #mbox-cells = <2>; > + status = "disabled"; > + }; > + > + tmu: tmu@44482000 { > + compatible = "fsl,qoriq-tmu"; > + reg = <0x44482000 0x1000>; > + interrupts = ; > + clocks = <&clk IMX93_CLK_TMC_GATE>; > + #thermal-sensor-cells = <1>; > + little-endian; > + fsl,tmu-range = <0x800000da 0x800000e9 > + 0x80000102 0x8000012a > + 0x80000166 0x800001a7 > + 0x800001b6>; > + fsl,tmu-calibration = <0x00000000 0x0000000e > + 0x00000001 0x00000029 > + 0x00000002 0x00000056 > + 0x00000003 0x000000a2 > + 0x00000004 0x00000116 > + 0x00000005 0x00000195 > + 0x00000006 0x000001b2>; > + }; > +}; > + > +&aips2 { > + mu2: mailbox@42440000 { > + compatible = "fsl,imx93-mu", "fsl,imx8ulp-mu"; > + reg = <0x42440000 0x10000>; > + interrupts = ; > + clocks = <&clk IMX93_CLK_MU2_B_GATE>; > + #mbox-cells = <2>; > + status = "disabled"; > + }; > +}; > + > +&cpus { > + A55_0: cpu@0 { > + device_type = "cpu"; > + compatible = "arm,cortex-a55"; > + reg = <0x0>; > + enable-method = "psci"; > + #cooling-cells = <2>; > + cpu-idle-states = <&cpu_pd_wait>; > + i-cache-size = <32768>; > + i-cache-line-size = <64>; > + i-cache-sets = <128>; > + d-cache-size = <32768>; > + d-cache-line-size = <64>; > + d-cache-sets = <128>; > + next-level-cache = <&l2_cache_l0>; > + }; > + > + A55_1: cpu@100 { > + device_type = "cpu"; > + compatible = "arm,cortex-a55"; > + reg = <0x100>; > + enable-method = "psci"; > + #cooling-cells = <2>; > + cpu-idle-states = <&cpu_pd_wait>; > + i-cache-size = <32768>; > + i-cache-line-size = <64>; > + i-cache-sets = <128>; > + d-cache-size = <32768>; > + d-cache-line-size = <64>; > + d-cache-sets = <128>; > + next-level-cache = <&l2_cache_l1>; > + }; > + > + l2_cache_l0: l2-cache-l0 { > + compatible = "cache"; > + cache-size = <65536>; > + cache-line-size = <64>; > + cache-sets = <256>; > + cache-level = <2>; > + cache-unified; > + next-level-cache = <&l3_cache>; > + }; > + > + l2_cache_l1: l2-cache-l1 { > + compatible = "cache"; > + cache-size = <65536>; > + cache-line-size = <64>; > + cache-sets = <256>; > + cache-level = <2>; > + cache-unified; > + next-level-cache = <&l3_cache>; > + }; > + > + l3_cache: l3-cache { > + compatible = "cache"; > + cache-size = <262144>; > + cache-line-size = <64>; > + cache-sets = <256>; > + cache-level = <3>; > + cache-unified; > + }; > +}; > + > +&src { > + mlmix: power-domain@44461800 { > + compatible = "fsl,imx93-src-slice"; > + reg = <0x44461800 0x400>, <0x44464800 0x400>; > + clocks = <&clk IMX93_CLK_ML_APB>, > + <&clk IMX93_CLK_ML>; > + #power-domain-cells = <0>; > + }; > +}; > -- > 2.37.1 >