* [PATCH] arm64: dts: imx8mm-phycore-som: optimize drive strengh
@ 2025-09-10 6:17 Jan Remmet
2025-09-10 6:42 ` Teresa Remmet
2025-09-11 3:58 ` Shawn Guo
0 siblings, 2 replies; 3+ messages in thread
From: Jan Remmet @ 2025-09-10 6:17 UTC (permalink / raw)
To: linux-arm-kernel, upstream; +Cc: robh, krzk+dt, conor+dt, shawnguo, s.hauer
Reduce ENET pin drive strength from X6 to X4 to optimize signal
quality and reduce potential signal integrity issues.
Signed-off-by: Jan Remmet <j.remmet@phytec.de>
---
arch/arm64/boot/dts/freescale/imx8mm-phycore-som.dtsi | 8 ++++----
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/arch/arm64/boot/dts/freescale/imx8mm-phycore-som.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-phycore-som.dtsi
index 672baba4c8d0..921a7f58fd41 100644
--- a/arch/arm64/boot/dts/freescale/imx8mm-phycore-som.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mm-phycore-som.dtsi
@@ -340,10 +340,10 @@ MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x90
MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x90
MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x16
MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x16
- MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x16
- MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x16
- MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x16
- MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x16
+ MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x12
+ MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x12
+ MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x12
+ MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x12
MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7 0x10
>;
};
--
2.43.0
^ permalink raw reply related [flat|nested] 3+ messages in thread
* Re: [PATCH] arm64: dts: imx8mm-phycore-som: optimize drive strengh
2025-09-10 6:17 [PATCH] arm64: dts: imx8mm-phycore-som: optimize drive strengh Jan Remmet
@ 2025-09-10 6:42 ` Teresa Remmet
2025-09-11 3:58 ` Shawn Guo
1 sibling, 0 replies; 3+ messages in thread
From: Teresa Remmet @ 2025-09-10 6:42 UTC (permalink / raw)
To: linux-arm-kernel@lists.infradead.org, Jan Remmet,
upstream@lists.phytec.de
Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org,
s.hauer@pengutronix.de, shawnguo@kernel.org
Am Mittwoch, dem 10.09.2025 um 08:17 +0200 schrieb Jan Remmet:
> Reduce ENET pin drive strength from X6 to X4 to optimize signal
> quality and reduce potential signal integrity issues.
>
> Signed-off-by: Jan Remmet <j.remmet@phytec.de>
Reviewed-by: Teresa Remmet <t.remmet@phytec.de>
> ---
> arch/arm64/boot/dts/freescale/imx8mm-phycore-som.dtsi | 8 ++++----
> 1 file changed, 4 insertions(+), 4 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-phycore-som.dtsi
> b/arch/arm64/boot/dts/freescale/imx8mm-phycore-som.dtsi
> index 672baba4c8d0..921a7f58fd41 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-phycore-som.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-phycore-som.dtsi
> @@ -340,10 +340,10 @@
> MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x90
> MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL
> 0x90
> MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0
> 0x16
> MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1
> 0x16
> -
> MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2
> 0x16
> -
> MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3
> 0x16
> -
> MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC
> 0x16
> -
> MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL
> 0x16
> + MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2
> 0x12
> + MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3
> 0x12
> + MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC
> 0x12
> + MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL
> 0x12
> MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7
> 0x10
> >;
> };
--
PHYTEC Messtechnik GmbH | Barcelona-Allee 1 | 55129 Mainz, Germany
Geschäftsführer: Dipl.-Ing. Michael Mitezki, Dipl.-Ing. Bodo Huber,
Dipl.-Ing. (FH) Markus Lickes | Handelsregister Mainz HRB 4656 |
Finanzamt Mainz | St.Nr. 26/665/00608, DE 149059855
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [PATCH] arm64: dts: imx8mm-phycore-som: optimize drive strengh
2025-09-10 6:17 [PATCH] arm64: dts: imx8mm-phycore-som: optimize drive strengh Jan Remmet
2025-09-10 6:42 ` Teresa Remmet
@ 2025-09-11 3:58 ` Shawn Guo
1 sibling, 0 replies; 3+ messages in thread
From: Shawn Guo @ 2025-09-11 3:58 UTC (permalink / raw)
To: Jan Remmet
Cc: linux-arm-kernel, upstream, robh, krzk+dt, conor+dt, shawnguo,
s.hauer
On Wed, Sep 10, 2025 at 08:17:39AM +0200, Jan Remmet wrote:
> Reduce ENET pin drive strength from X6 to X4 to optimize signal
> quality and reduce potential signal integrity issues.
>
> Signed-off-by: Jan Remmet <j.remmet@phytec.de>
Applied, thanks!
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2025-09-11 3:59 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-09-10 6:17 [PATCH] arm64: dts: imx8mm-phycore-som: optimize drive strengh Jan Remmet
2025-09-10 6:42 ` Teresa Remmet
2025-09-11 3:58 ` Shawn Guo
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).