* [PATCH 1/4] dt-bindings: eeprom: at25: Add Anvo ANV32C81W
@ 2025-11-18 12:13 Marek Vasut
2025-11-18 12:13 ` [PATCH 2/4] dt-bindings: vendor-prefixes: Document ifm electronic gmbh Marek Vasut
` (3 more replies)
0 siblings, 4 replies; 8+ messages in thread
From: Marek Vasut @ 2025-11-18 12:13 UTC (permalink / raw)
To: linux-arm-kernel
Cc: Marek Vasut, Christian Eggers, Conor Dooley, Fabio Estevam,
Greg Kroah-Hartman, Krzysztof Kozlowski, Markus Heidelberg,
Rob Herring, Shawn Guo, devicetree, imx, linux-kernel
Document the compatible for ANV32C81W 256kb Serial SPI non-volatile SRAM.
Although it is a SRAM device, it can be accessed through EEPROM interface.
At least until there is no proper SRAM driver support for it.
Signed-off-by: Marek Vasut <marex@nabladev.com>
---
Cc: Christian Eggers <ceggers@arri.de>
Cc: Conor Dooley <conor+dt@kernel.org>
Cc: Fabio Estevam <festevam@gmail.com>
Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Cc: Krzysztof Kozlowski <krzk+dt@kernel.org>
Cc: Markus Heidelberg <m.heidelberg@cab.de>
Cc: Rob Herring <robh@kernel.org>
Cc: Shawn Guo <shawnguo@kernel.org>
Cc: devicetree@vger.kernel.org
Cc: imx@lists.linux.dev
Cc: linux-arm-kernel@lists.infradead.org
Cc: linux-kernel@vger.kernel.org
---
Documentation/devicetree/bindings/eeprom/at25.yaml | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/eeprom/at25.yaml b/Documentation/devicetree/bindings/eeprom/at25.yaml
index 00e0f07b44f84..e1599ce109165 100644
--- a/Documentation/devicetree/bindings/eeprom/at25.yaml
+++ b/Documentation/devicetree/bindings/eeprom/at25.yaml
@@ -25,6 +25,7 @@ properties:
oneOf:
- items:
- enum:
+ - anvo,anv32c81w
- anvo,anv32e61w
- atmel,at25256B
- fujitsu,mb85rs1mt
--
2.51.0
^ permalink raw reply related [flat|nested] 8+ messages in thread* [PATCH 2/4] dt-bindings: vendor-prefixes: Document ifm electronic gmbh 2025-11-18 12:13 [PATCH 1/4] dt-bindings: eeprom: at25: Add Anvo ANV32C81W Marek Vasut @ 2025-11-18 12:13 ` Marek Vasut 2025-11-20 17:15 ` Rob Herring (Arm) 2025-11-18 12:13 ` [PATCH 3/4] dt-bindings: arm: fsl: Document ifm VHIP4 EvalBoard v1 and v2 Marek Vasut ` (2 subsequent siblings) 3 siblings, 1 reply; 8+ messages in thread From: Marek Vasut @ 2025-11-18 12:13 UTC (permalink / raw) To: linux-arm-kernel Cc: Marek Vasut, Christian Eggers, Conor Dooley, Fabio Estevam, Greg Kroah-Hartman, Krzysztof Kozlowski, Markus Heidelberg, Rob Herring, Shawn Guo, devicetree, imx, linux-kernel ifm is a manufacturer of industrial sensors, control technology and automation solutions. Document their vendor prefix, which is already used for ifm,ac14xx and other powerpc devices. Signed-off-by: Marek Vasut <marex@nabladev.com> --- Cc: Christian Eggers <ceggers@arri.de> Cc: Conor Dooley <conor+dt@kernel.org> Cc: Fabio Estevam <festevam@gmail.com> Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org> Cc: Krzysztof Kozlowski <krzk+dt@kernel.org> Cc: Markus Heidelberg <m.heidelberg@cab.de> Cc: Rob Herring <robh@kernel.org> Cc: Shawn Guo <shawnguo@kernel.org> Cc: devicetree@vger.kernel.org Cc: imx@lists.linux.dev Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Documentation/devicetree/bindings/vendor-prefixes.yaml index 42d2bc0ce0272..375682063f53a 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -749,6 +749,8 @@ patternProperties: description: IEI Integration Corp. "^ifi,.*": description: Ingenieurburo Fur Ic-Technologie (I/F/I) + "^ifm,.*": + description: ifm electronic gmbh "^ilitek,.*": description: ILI Technology Corporation (ILITEK) "^imagis,.*": -- 2.51.0 ^ permalink raw reply related [flat|nested] 8+ messages in thread
* Re: [PATCH 2/4] dt-bindings: vendor-prefixes: Document ifm electronic gmbh 2025-11-18 12:13 ` [PATCH 2/4] dt-bindings: vendor-prefixes: Document ifm electronic gmbh Marek Vasut @ 2025-11-20 17:15 ` Rob Herring (Arm) 0 siblings, 0 replies; 8+ messages in thread From: Rob Herring (Arm) @ 2025-11-20 17:15 UTC (permalink / raw) To: Marek Vasut Cc: imx, Christian Eggers, Greg Kroah-Hartman, devicetree, linux-kernel, Shawn Guo, linux-arm-kernel, Krzysztof Kozlowski, Markus Heidelberg, Conor Dooley, Fabio Estevam On Tue, 18 Nov 2025 13:13:11 +0100, Marek Vasut wrote: > ifm is a manufacturer of industrial sensors, control technology and > automation solutions. Document their vendor prefix, which is already > used for ifm,ac14xx and other powerpc devices. > > Signed-off-by: Marek Vasut <marex@nabladev.com> > --- > Cc: Christian Eggers <ceggers@arri.de> > Cc: Conor Dooley <conor+dt@kernel.org> > Cc: Fabio Estevam <festevam@gmail.com> > Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org> > Cc: Krzysztof Kozlowski <krzk+dt@kernel.org> > Cc: Markus Heidelberg <m.heidelberg@cab.de> > Cc: Rob Herring <robh@kernel.org> > Cc: Shawn Guo <shawnguo@kernel.org> > Cc: devicetree@vger.kernel.org > Cc: imx@lists.linux.dev > Cc: linux-arm-kernel@lists.infradead.org > Cc: linux-kernel@vger.kernel.org > --- > Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ > 1 file changed, 2 insertions(+) > Acked-by: Rob Herring (Arm) <robh@kernel.org> ^ permalink raw reply [flat|nested] 8+ messages in thread
* [PATCH 3/4] dt-bindings: arm: fsl: Document ifm VHIP4 EvalBoard v1 and v2 2025-11-18 12:13 [PATCH 1/4] dt-bindings: eeprom: at25: Add Anvo ANV32C81W Marek Vasut 2025-11-18 12:13 ` [PATCH 2/4] dt-bindings: vendor-prefixes: Document ifm electronic gmbh Marek Vasut @ 2025-11-18 12:13 ` Marek Vasut 2025-11-20 17:16 ` Rob Herring (Arm) 2025-11-18 12:13 ` [PATCH 4/4] arm64: dts: imx8mn: Add " Marek Vasut 2025-11-20 17:15 ` [PATCH 1/4] dt-bindings: eeprom: at25: Add Anvo ANV32C81W Rob Herring (Arm) 3 siblings, 1 reply; 8+ messages in thread From: Marek Vasut @ 2025-11-18 12:13 UTC (permalink / raw) To: linux-arm-kernel Cc: Marek Vasut, Christian Eggers, Conor Dooley, Fabio Estevam, Greg Kroah-Hartman, Krzysztof Kozlowski, Markus Heidelberg, Rob Herring, Shawn Guo, devicetree, imx, linux-kernel Document ifm i.MX8MN VHIP4 EvalBoard v1 and v2 reference design binding. This system exists in two generations, v1 and v2, which share a lot of commonality. The boards come with either single gigabit ethernet or an KSZ8794 fast-ethernet switch, boot from eMMC, and offer CAN interfaces via Microchip MCP25xx SPI CAN controllers, UART, and USB host. The GPU is not available in the SoC populated on these devices. Signed-off-by: Marek Vasut <marex@nabladev.com> --- Cc: Christian Eggers <ceggers@arri.de> Cc: Conor Dooley <conor+dt@kernel.org> Cc: Fabio Estevam <festevam@gmail.com> Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org> Cc: Krzysztof Kozlowski <krzk+dt@kernel.org> Cc: Markus Heidelberg <m.heidelberg@cab.de> Cc: Rob Herring <robh@kernel.org> Cc: Shawn Guo <shawnguo@kernel.org> Cc: devicetree@vger.kernel.org Cc: imx@lists.linux.dev Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org --- Documentation/devicetree/bindings/arm/fsl.yaml | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation/devicetree/bindings/arm/fsl.yaml index 68a2d5fecc43b..4d0aee780bcb2 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1071,6 +1071,15 @@ properties: - gw,imx8mn-gw7902 # i.MX8MM Gateworks Board - const: fsl,imx8mn + - description: ifm i.MX8MN VHIP4 based boards + items: + - enum: + - ifm,imx8mn-vhip4-evalboard-v1 + - ifm,imx8mn-vhip4-evalboard-v2 + - const: ifm,imx8mn-vhip4-evalboard + - const: ifm,imx8mn-vhip4 + - const: fsl,imx8mn + - description: Variscite VAR-SOM-MX8MN based boards items: - enum: -- 2.51.0 ^ permalink raw reply related [flat|nested] 8+ messages in thread
* Re: [PATCH 3/4] dt-bindings: arm: fsl: Document ifm VHIP4 EvalBoard v1 and v2 2025-11-18 12:13 ` [PATCH 3/4] dt-bindings: arm: fsl: Document ifm VHIP4 EvalBoard v1 and v2 Marek Vasut @ 2025-11-20 17:16 ` Rob Herring (Arm) 0 siblings, 0 replies; 8+ messages in thread From: Rob Herring (Arm) @ 2025-11-20 17:16 UTC (permalink / raw) To: Marek Vasut Cc: Shawn Guo, Christian Eggers, Fabio Estevam, linux-kernel, Markus Heidelberg, Conor Dooley, devicetree, linux-arm-kernel, imx, Krzysztof Kozlowski, Greg Kroah-Hartman On Tue, 18 Nov 2025 13:13:12 +0100, Marek Vasut wrote: > Document ifm i.MX8MN VHIP4 EvalBoard v1 and v2 reference design binding. > This system exists in two generations, v1 and v2, which share a lot of > commonality. The boards come with either single gigabit ethernet or an > KSZ8794 fast-ethernet switch, boot from eMMC, and offer CAN interfaces > via Microchip MCP25xx SPI CAN controllers, UART, and USB host. The GPU > is not available in the SoC populated on these devices. > > Signed-off-by: Marek Vasut <marex@nabladev.com> > --- > Cc: Christian Eggers <ceggers@arri.de> > Cc: Conor Dooley <conor+dt@kernel.org> > Cc: Fabio Estevam <festevam@gmail.com> > Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org> > Cc: Krzysztof Kozlowski <krzk+dt@kernel.org> > Cc: Markus Heidelberg <m.heidelberg@cab.de> > Cc: Rob Herring <robh@kernel.org> > Cc: Shawn Guo <shawnguo@kernel.org> > Cc: devicetree@vger.kernel.org > Cc: imx@lists.linux.dev > Cc: linux-arm-kernel@lists.infradead.org > Cc: linux-kernel@vger.kernel.org > --- > Documentation/devicetree/bindings/arm/fsl.yaml | 9 +++++++++ > 1 file changed, 9 insertions(+) > Acked-by: Rob Herring (Arm) <robh@kernel.org> ^ permalink raw reply [flat|nested] 8+ messages in thread
* [PATCH 4/4] arm64: dts: imx8mn: Add ifm VHIP4 EvalBoard v1 and v2 2025-11-18 12:13 [PATCH 1/4] dt-bindings: eeprom: at25: Add Anvo ANV32C81W Marek Vasut 2025-11-18 12:13 ` [PATCH 2/4] dt-bindings: vendor-prefixes: Document ifm electronic gmbh Marek Vasut 2025-11-18 12:13 ` [PATCH 3/4] dt-bindings: arm: fsl: Document ifm VHIP4 EvalBoard v1 and v2 Marek Vasut @ 2025-11-18 12:13 ` Marek Vasut 2025-12-29 8:48 ` Shawn Guo 2025-11-20 17:15 ` [PATCH 1/4] dt-bindings: eeprom: at25: Add Anvo ANV32C81W Rob Herring (Arm) 3 siblings, 1 reply; 8+ messages in thread From: Marek Vasut @ 2025-11-18 12:13 UTC (permalink / raw) To: linux-arm-kernel Cc: Fedor Ross, Marek Vasut, Christian Eggers, Conor Dooley, Fabio Estevam, Greg Kroah-Hartman, Krzysztof Kozlowski, Markus Heidelberg, Rob Herring, Shawn Guo, devicetree, imx, linux-kernel From: Fedor Ross <fedor.ross@ifm.com> Add support for ifm i.MX8MN VHIP4 EvalBoard v1 and v2 reference design. This system exists in two generations, v1 and v2, which share a lot of commonality. The boards come with either single gigabit ethernet or an KSZ8794 fast-ethernet switch, boot from eMMC, and offer CAN interfaces via Microchip MCP25xx SPI CAN controllers, UART, and USB host. The GPU is not available in the SoC populated on these devices. Signed-off-by: Fedor Ross <fedor.ross@ifm.com> Signed-off-by: Marek Vasut <marex@nabladev.com> --- Cc: Christian Eggers <ceggers@arri.de> Cc: Conor Dooley <conor+dt@kernel.org> Cc: Fabio Estevam <festevam@gmail.com> Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org> Cc: Krzysztof Kozlowski <krzk+dt@kernel.org> Cc: Markus Heidelberg <m.heidelberg@cab.de> Cc: Rob Herring <robh@kernel.org> Cc: Shawn Guo <shawnguo@kernel.org> Cc: devicetree@vger.kernel.org Cc: imx@lists.linux.dev Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org --- arch/arm64/boot/dts/freescale/Makefile | 19 + .../imx8mn-vhip4-evalboard-common.dtsi | 404 ++++++++++++++++++ ...imx8mn-vhip4-evalboard-ksz8794-common.dtsi | 97 +++++ ...mn-vhip4-evalboard-v1-overlay-ksz8794.dtso | 24 ++ ...mn-vhip4-evalboard-v1-overlay-ksz9031.dtso | 49 +++ .../freescale/imx8mn-vhip4-evalboard-v1.dts | 260 +++++++++++ ...n-vhip4-evalboard-v2-overlay-adin1300.dtso | 63 +++ ...mn-vhip4-evalboard-v2-overlay-ksz8794.dtso | 24 ++ .../freescale/imx8mn-vhip4-evalboard-v2.dts | 221 ++++++++++ 9 files changed, 1161 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-common.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-ksz8794-common.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtso create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtso create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1.dts create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtso create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtso create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index f30d3fd724d0c..01b2ec5ad81ff 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -191,6 +191,25 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mn-tqma8mqnl-mba8mx.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mn-var-som-symphony.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mn-venice-gw7902.dtb +imx8mn-vhip4-evalboard-v1-overlay-ksz8794-dtbs := imx8mn-vhip4-evalboard-v1.dtb \ + imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtbo +imx8mn-vhip4-evalboard-v1-overlay-ksz9031-dtbs := imx8mn-vhip4-evalboard-v1.dtb \ + imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtbo +imx8mn-vhip4-evalboard-v2-overlay-ksz8794-dtbs := imx8mn-vhip4-evalboard-v2.dtb \ + imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtbo +imx8mn-vhip4-evalboard-v2-overlay-adin1300-dtbs := imx8mn-vhip4-evalboard-v2.dtb \ + imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtbo +dtb-$(CONFIG_ARCH_MXC) += imx8mn-vhip4-evalboard-v1.dtb \ + imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtb \ + imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtbo \ + imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtb \ + imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtbo \ + imx8mn-vhip4-evalboard-v2.dtb \ + imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtb \ + imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtbo \ + imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtb \ + imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtbo + imx8mn-tqma8mqnl-mba8mx-lvds-tm070jvhg33-dtbs += imx8mn-tqma8mqnl-mba8mx.dtb imx8mn-tqma8mqnl-mba8mx-lvds-tm070jvhg33.dtbo imx8mn-tqma8mqnl-mba8mx-usbotg-dtbs += imx8mn-tqma8mqnl-mba8mx.dtb imx8mn-tqma8mqnl-mba8mx-usbotg.dtbo dtb-$(CONFIG_ARCH_MXC) += imx8mn-tqma8mqnl-mba8mx-lvds-tm070jvhg33.dtb diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-common.dtsi b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-common.dtsi new file mode 100644 index 0000000000000..5fff183dbdc20 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-common.dtsi @@ -0,0 +1,404 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2020-2024 Fedor Ross <fedor.ross@ifm.com> + */ + +#include "imx8mn.dtsi" +#include <dt-bindings/leds/common.h> + +/ { + model = "ifm i.MX8MNano VHIP4 Evaluation Board"; + compatible = "ifm,imx8mn-vhip4-evalboard", "ifm,imx8mn-vhip4", "fsl,imx8mn"; + + aliases { + mmc0 = &usdhc3; + mmc1 = &usdhc1; + mmc2 = &usdhc2; + rtc0 = &hw_rtc; + rtc1 = &snvs_rtc; + }; + + chosen { + bootargs = "console=ttymxc2,115200 earlycon=ec_imx6q,0x30880000,115200 rootwait"; + stdout-path = &uart3; + }; + + memory@40000000 { + device_type = "memory"; + reg = <0x0 0x40000000 0 0x40000000>; + }; + + can_clk20m: can-clk20m { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <20000000>; + }; + + can_clk40m: can-clk40m { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <40000000>; + }; + + gpio-keys { + compatible = "gpio-keys"; + pinctrl-0 = <&pinctrl_gpio_button>; + pinctrl-names = "default"; + + button-2 { + label = "Button2"; + gpios = <&gpio2 16 GPIO_ACTIVE_LOW>; + linux,code = <KEY_2>; + }; + + button-3 { + label = "Button3"; + gpios = <&gpio2 18 GPIO_ACTIVE_LOW>; + linux,code = <KEY_3>; + }; + }; + + ifm_led: led { + compatible = "gpio-leds"; + pinctrl-0 = <&pinctrl_gpio_led>; + pinctrl-names = "default", "extended"; + + led-0 { + function = LED_FUNCTION_STATUS; + function-enumerator = <1>; + color = <LED_COLOR_ID_YELLOW>; + gpios = <&gpio2 13 GPIO_ACTIVE_HIGH>; + default-state = "keep"; + }; + + led-1 { + function = LED_FUNCTION_STATUS; + function-enumerator = <2>; + color = <LED_COLOR_ID_GREEN>; + gpios = <&gpio2 15 GPIO_ACTIVE_HIGH>; + default-state = "keep"; + }; + }; +}; + +&A53_0 { + cpu-supply = <&buck2_reg>; +}; + +&A53_1 { + cpu-supply = <&buck2_reg>; +}; + +&A53_2 { + cpu-supply = <&buck2_reg>; +}; + +&A53_3 { + cpu-supply = <&buck2_reg>; +}; + +&ddrc { + operating-points-v2 = <&ddrc_opp_table>; + + ddrc_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-25000000 { + opp-hz = /bits/ 64 <25000000>; + }; + + opp-100000000 { + opp-hz = /bits/ 64 <100000000>; + }; + + opp-600000000 { + opp-hz = /bits/ 64 <600000000>; + }; + }; +}; + +&ecspi1 { + pinctrl-names = "default", "cs"; + pinctrl-0 = <&pinctrl_ecspi1>; + pinctrl-1 = <&pinctrl_ecspi1_cs>; + /delete-property/ dmas; + /delete-property/ dma-names; +}; + +&ecspi3 { + pinctrl-names = "default", "cs"; + pinctrl-0 = <&pinctrl_ecspi3>; + pinctrl-1 = <&pinctrl_ecspi3_cs>; + /delete-property/ dmas; + /delete-property/ dma-names; +}; + +&gpu { + /* SoC has GPU fused off. */ + status = "disabled"; +}; + +&i2c1 { + clock-frequency = <100000>; + pinctrl-names = "default", "gpio"; + pinctrl-0 = <&pinctrl_i2c1>; + pinctrl-1 = <&pinctrl_i2c1_gpio>; + + eeprom@51 { + compatible = "atmel,24c128"; + reg = <0x51>; + }; + + hw_rtc: rtc@52 { + compatible = "microcrystal,rv3028"; + reg = <0x52>; + }; +}; + +&i2c3 { + clock-frequency = <100000>; + pinctrl-names = "default", "gpio"; + pinctrl-0 = <&pinctrl_i2c3>; + pinctrl-1 = <&pinctrl_i2c3_gpio>; + + ifm_pmic: pmic@4b { + compatible = "rohm,bd71847"; + reg = <0x4b>; + pinctrl-0 = <&pinctrl_pmic>; + rohm,reset-snvs-powered; + + regulators { + buck1_reg: BUCK1 { + regulator-name = "buck1"; + regulator-min-microvolt = <790000>; + regulator-max-microvolt = <860000>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <1250>; + }; + + buck2_reg: BUCK2 { + regulator-name = "buck2"; + regulator-min-microvolt = <840000>; + regulator-max-microvolt = <960000>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <1250>; + }; + + buck3_reg: BUCK3 { + // BUCK5 in datasheet + regulator-name = "buck3"; + regulator-min-microvolt = <700000>; + regulator-max-microvolt = <1350000>; + }; + + buck4_reg: BUCK4 { + // BUCK6 in datasheet + regulator-name = "buck4"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + buck5_reg: BUCK5 { + // BUCK7 in datasheet + regulator-name = "buck5"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + buck6_reg: BUCK6 { + // BUCK8 in datasheet + regulator-name = "buck6"; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo1_reg: LDO1 { + regulator-name = "ldo1"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo2_reg: LDO2 { + regulator-name = "ldo2"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo3_reg: LDO3 { + regulator-name = "ldo3"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo4_reg: LDO4 { + regulator-name = "ldo4"; + regulator-min-microvolt = <900000>; + regulator-max-microvolt = <1800000>; + }; + + ldo5_reg: LDO5 { + regulator-name = "ldo5"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + }; + + ldo6_reg: LDO6 { + regulator-name = "ldo6"; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; +}; + +&iomuxc { + pinctrl_ecspi1: ecspi1-grp { + fsl,pins = < + MX8MN_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK 0x110 + MX8MN_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI 0x110 + MX8MN_IOMUXC_ECSPI1_MISO_ECSPI1_MISO 0x190 + >; + }; + + pinctrl_ecspi3: ecspi3-grp { + fsl,pins = < + /* SPI3_CAN_CLK */ + MX8MN_IOMUXC_UART1_RXD_ECSPI3_SCLK 0x110 + /* SPI3_CAN_MOSI */ + MX8MN_IOMUXC_UART1_TXD_ECSPI3_MOSI 0x110 + /* SPI3_CAN_MISO */ + MX8MN_IOMUXC_UART2_RXD_ECSPI3_MISO 0x190 + >; + }; + + pinctrl_gpio_button: gpiobutton-grp { + fsl,pins = < + MX8MN_IOMUXC_SD2_DATA1_GPIO2_IO16 0x96 + MX8MN_IOMUXC_SD2_DATA3_GPIO2_IO18 0x96 + >; + }; + + pinctrl_gpio_led: gpioled-grp { + fsl,pins = < + MX8MN_IOMUXC_SD2_CLK_GPIO2_IO13 0x116 + MX8MN_IOMUXC_SD2_DATA0_GPIO2_IO15 0x116 + >; + }; + + pinctrl_usdhc3: usdhc3-grp { + fsl,pins = < + MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK 0x40000110 + MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d0 + MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d0 + MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d0 + MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d0 + MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d0 + MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d0 + MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d0 + MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d0 + MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d0 + MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x190 + MX8MN_IOMUXC_NAND_READY_B_USDHC3_RESET_B 0x150 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3-100mhz-grp { + fsl,pins = < + MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK 0x40000114 + MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d4 + MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d4 + MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d4 + MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d4 + MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d4 + MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d4 + MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d4 + MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d4 + MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d4 + MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x194 + MX8MN_IOMUXC_NAND_READY_B_USDHC3_RESET_B 0x150 + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3-200mhz-grp { + fsl,pins = < + MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK 0x40000116 + MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d6 + MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d6 + MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d6 + MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d6 + MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d6 + MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d6 + MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d6 + MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d6 + MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d6 + MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x196 + MX8MN_IOMUXC_NAND_READY_B_USDHC3_RESET_B 0x150 + >; + }; + + pinctrl_wdog: wdog-grp { + fsl,pins = < + MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0x64 + >; + }; +}; + +&pgc_gpumix { + /* SoC has GPU fused off. */ + status = "disabled"; +}; + +&snvs { + snvs-lpgpr { + compatible = "fsl,imx7d-snvs-lpgpr"; + }; +}; + +&snvs_pwrkey { + status = "okay"; +}; + +&uart3 { /* console */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart3>; + status = "okay"; +}; + +&usbotg1 { + status = "okay"; +}; + +&usdhc3 { + assigned-clocks = <&clk IMX8MN_CLK_USDHC3_ROOT>; + assigned-clock-rates = <400000000>; + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + bus-width = <8>; + non-removable; + status = "okay"; +}; + +&wdog1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_wdog>; + fsl,ext-reset-output; + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-ksz8794-common.dtsi b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-ksz8794-common.dtsi new file mode 100644 index 0000000000000..06917a26a5bef --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-ksz8794-common.dtsi @@ -0,0 +1,97 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (C) 2025 Fedor Ross <fedor.ross@ifm.com> + */ + +#include <dt-bindings/gpio/gpio.h> + +#include "imx8mn-pinfunc.h" + +&ecspi1 { + #address-cells = <1>; + #size-cells = <0>; + status = "okay"; + + ksz8794: ethernet-switch@1 { + compatible = "microchip,ksz8794"; + pinctrl-names = "default", "reset"; + pinctrl-0 = <&pinctrl_ks8794>; + pinctrl-1 = <&pinctrl_ks8794>; + reg = <1>; + + reset-gpios = <&gpio4 28 GPIO_ACTIVE_LOW>; + spi-max-frequency = <5000000>; + status = "okay"; + + ethernet-ports { + #address-cells = <1>; + #size-cells = <0>; + port@0 { + reg = <0>; + label = "lan1"; + }; + port@1 { + reg = <1>; + label = "lan2"; + }; + port@2 { + reg = <2>; + label = "lan3"; + }; + port@4 { + reg = <4>; + label = "cpu"; + ethernet = <&fec1>; + phy-mode = "rgmii-id"; + rx-internal-delay-ps = <2000>; + tx-internal-delay-ps = <2000>; + fixed-link { + full-duplex; + speed = <1000>; + }; + }; + }; + }; +}; + +&fec1 { + fsl,magic-packet; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_fec1>; + status = "okay"; + + phy-mode = "rgmii-id"; + fixed-link { + full-duplex; + speed = <1000>; + }; +}; + +&iomuxc { + pinctrl_fec1: fec1-grp { + fsl,pins = < + MX8MN_IOMUXC_ENET_MDC_ENET1_MDC 0x16 + MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO 0x96 + MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x16 + MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x16 + MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x16 + MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x16 + MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x96 + MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x96 + MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x96 + MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x96 + MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x10 + MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x96 + MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x96 + MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x16 + MX8MN_IOMUXC_SAI3_TXFS_GPIO4_IO31 0x1d6 + >; + }; + + pinctrl_ks8794: ks8794-grp { + fsl,pins = < + /* KSZ8794 reset line */ + MX8MN_IOMUXC_SAI3_RXFS_GPIO4_IO28 0x16 + >; + }; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtso b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtso new file mode 100644 index 0000000000000..20eb427f3dd66 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtso @@ -0,0 +1,24 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (C) 2021 Marek Vasut + */ +/dts-v1/; +/plugin/; + +#include <dt-bindings/gpio/gpio.h> + +#include "imx8mn-pinfunc.h" + +&pinctrl_ecspi1 { + fsl,pins = < + MX8MN_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK 0x10 + MX8MN_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI 0x10 + MX8MN_IOMUXC_ECSPI1_MISO_ECSPI1_MISO 0x90 + /* KS8794 nCS */ + MX8MN_IOMUXC_I2C4_SDA_GPIO5_IO21 0x150 + /* ANV32C81 nCS */ + MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x150 + >; +}; + +#include "imx8mn-vhip4-evalboard-ksz8794-common.dtsi" diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtso b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtso new file mode 100644 index 0000000000000..405e69752f214 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtso @@ -0,0 +1,49 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (C) 2021 Marek Vasut + */ +/dts-v1/; +/plugin/; + +#include "imx8mn-pinfunc.h" + +&fec1 { + fsl,magic-packet; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_fec1>; + status = "okay"; + + phy-handle = <ðphy0>; + phy-mode = "rgmii-id"; + mdio { + #address-cells = <1>; + #size-cells = <0>; + + ethphy0: ethernet-phy@0 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <0>; + }; + }; +}; + +&iomuxc { + pinctrl_fec1: fec1-grp { + fsl,pins = < + MX8MN_IOMUXC_ENET_MDC_ENET1_MDC 0x16 + MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO 0x96 + MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x16 + MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x16 + MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x16 + MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x16 + MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x96 + MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x96 + MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x96 + MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x96 + MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x16 + MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x96 + MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x96 + MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x16 + MX8MN_IOMUXC_SAI3_TXFS_GPIO4_IO31 0x1d6 + >; + }; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1.dts b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1.dts new file mode 100644 index 0000000000000..6d1cebffcae5d --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1.dts @@ -0,0 +1,260 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2020-2024 Fedor Ross <fedor.ross@ifm.com> + */ + +/dts-v1/; + +#include "imx8mn-vhip4-evalboard-common.dtsi" + +/ { + model = "ifm i.MX8MNano VHIP4 Evaluation Board v1"; + compatible = "ifm,imx8mn-vhip4-evalboard-v1", "ifm,imx8mn-vhip4-evalboard", + "ifm,imx8mn-vhip4", "fsl,imx8mn"; +}; + +&ifm_led { + pinctrl-1 = <&pinctrl_gpio_led_v1>; + + led-2 { + function = LED_FUNCTION_STATUS; + function-enumerator = <3>; + color = <LED_COLOR_ID_YELLOW>; + gpios = <&gpio2 17 GPIO_ACTIVE_HIGH>; + default-state = "keep"; + }; + + led-3 { + function = LED_FUNCTION_STATUS; + function-enumerator = <4>; + color = <LED_COLOR_ID_GREEN>; + gpios = <&gpio2 19 GPIO_ACTIVE_HIGH>; + default-state = "keep"; + }; +}; + +&ecspi1 { + cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>, <&gpio5 21 GPIO_ACTIVE_LOW>; + status = "okay"; + + eeprom@0 { + compatible = "anvo,anv32c81w", "atmel,at25"; + reg = <0>; + spi-max-frequency = <20000000>; + spi-cpha; + spi-cpol; + pagesize = <1>; + size = <32768>; + address-width = <16>; + }; +}; + +&ecspi3 { + cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>, <&gpio5 4 GPIO_ACTIVE_LOW>; + status = "okay"; + + can0: can@0 { + compatible = "microchip,mcp25625"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_mcp25625>; + reg = <0>; + clocks = <&can_clk20m>; + interrupt-parent = <&gpio4>; + interrupts = <21 IRQ_TYPE_LEVEL_LOW>; + gpio-controller; + #gpio-cells = <2>; + }; + + can1: can@1 { + compatible = "microchip,mcp2518fd"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_mcp2518>; + reg = <1>; + clocks = <&can_clk40m>; + interrupt-parent = <&gpio5>; + interrupts = <2 IRQ_TYPE_LEVEL_LOW>; + microchip,rx-int-gpios = <&gpio5 1 GPIO_ACTIVE_LOW>; + spi-max-frequency = <20000000>; + }; +}; + +&gpio4 { + /* + * Hog USB-nRESET high here, since neither U-Boot nor Linux + * has any support for USB Hub GPIO reset so far. + */ + usb-nreset-hog { + gpio-hog; + gpios = <29 GPIO_ACTIVE_HIGH>; + line-name = "USB_nRESET"; + output-high; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usb_nreset>; + }; +}; + +&i2c1 { + scl-gpios = <&gpio5 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios = <&gpio5 15 GPIO_ACTIVE_HIGH>; + status = "okay"; + + lm75@48 { + compatible = "national,lm75"; + reg = <0x48>; + }; + + eeprom@50 { + compatible = "atmel,24c128"; + reg = <0x50>; + }; +}; + +&i2c2 { + clock-frequency = <100000>; + pinctrl-names = "default", "gpio"; + pinctrl-0 = <&pinctrl_i2c2>; + pinctrl-1 = <&pinctrl_i2c2_gpio>; + scl-gpios = <&gpio5 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>; + status = "okay"; +}; + +&i2c3 { + scl-gpios = <&gpio2 10 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>; + status = "okay"; +}; + +&ifm_pmic { + interrupt-parent = <&gpio2>; + interrupts = <0 GPIO_ACTIVE_LOW>; +}; + +&iomuxc { + pinctrl_ecspi1_cs: ecspi1-cs-grp { + fsl,pins = < + /* KS8794 nCS */ + MX8MN_IOMUXC_I2C4_SDA_GPIO5_IO21 0x150 + /* ANV32C81 nCS */ + MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x150 + >; + }; + + pinctrl_ecspi3_cs: ecspi3-cs-grp { + fsl,pins = < + /* MCP25625 nCS */ + MX8MN_IOMUXC_UART2_TXD_GPIO5_IO25 0x150 + /* MCP2518FD nCS */ + MX8MN_IOMUXC_SPDIF_RX_GPIO5_IO4 0x150 + >; + }; + + pinctrl_gpio_led_v1: gpioled-v1-grp { + fsl,pins = < + MX8MN_IOMUXC_SD2_DATA2_GPIO2_IO17 0x116 + MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x116 + >; + }; + + pinctrl_i2c1: i2c1-grp { + fsl,pins = < + MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL 0x40000056 + MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA 0x400000d6 + >; + }; + + pinctrl_i2c1_gpio: i2c1-gpio-grp { + fsl,pins = < + MX8MN_IOMUXC_I2C1_SCL_GPIO5_IO14 0x56 + MX8MN_IOMUXC_I2C1_SDA_GPIO5_IO15 0xd6 + >; + }; + + pinctrl_i2c2: i2c2-grp { + fsl,pins = < + MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL 0x40000056 + MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA 0x400000d6 + >; + }; + + pinctrl_i2c2_gpio: i2c2-gpio-grp { + fsl,pins = < + MX8MN_IOMUXC_I2C2_SCL_GPIO5_IO16 0x56 + MX8MN_IOMUXC_I2C2_SDA_GPIO5_IO17 0xd6 + >; + }; + + pinctrl_i2c3: i2c3-grp { + fsl,pins = < + MX8MN_IOMUXC_SD1_RESET_B_I2C3_SCL 0x40000056 + MX8MN_IOMUXC_SD1_STROBE_I2C3_SDA 0x400000d6 + >; + }; + + pinctrl_i2c3_gpio: i2c3-gpio-grp { + fsl,pins = < + MX8MN_IOMUXC_SD1_RESET_B_GPIO2_IO10 0x56 + MX8MN_IOMUXC_SD1_STROBE_GPIO2_IO11 0xd6 + >; + }; + + pinctrl_mcp2518: mcp2518-grp { + fsl,pins = < + /* MCP2518 nINT line */ + MX8MN_IOMUXC_SAI3_MCLK_GPIO5_IO2 0x116 + /* MCP2518 nINT1/GPIO1 line */ + MX8MN_IOMUXC_SAI3_TXD_GPIO5_IO1 0x116 + >; + }; + + pinctrl_mcp25625: mcp25625-grp { + fsl,pins = < + /* MCP25625 nINT line */ + MX8MN_IOMUXC_SAI2_RXFS_GPIO4_IO21 0x156 + >; + }; + + pinctrl_pmic: pmic-irq-grp { + fsl,pins = < + MX8MN_IOMUXC_SD1_CLK_GPIO2_IO0 0x16 + >; + }; + + pinctrl_uart3: uart3-grp { + fsl,pins = < + MX8MN_IOMUXC_UART3_RXD_UART3_DCE_RX 0x142 + MX8MN_IOMUXC_UART3_TXD_UART3_DCE_TX 0x142 + >; + }; + + pinctrl_usb_nreset: usbnreset-grp { + fsl,pins = < + MX8MN_IOMUXC_SAI3_RXC_GPIO4_IO29 0x14a + >; + }; + + pinctrl_gpio_5: gpio5-grp { + fsl,pins = < + /* CFG_EEPROM_WP */ + MX8MN_IOMUXC_I2C4_SCL_GPIO5_IO20 0x140 + >; + }; + + pinctrl_wdog: wdog-grp { + fsl,pins = < + MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0x64 + >; + }; +}; + +&gpio5 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpio_5>; + gpio-line-names = + "", "", "", "", "", "", "", "", + "", "", "", "", "", "", "", "", + "", "", "", "", + "ifm_device_info_eeprom_wp", + "", "", "", + "", "", "", "", "", "", "", ""; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtso b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtso new file mode 100644 index 0000000000000..be6bf4ba7458f --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtso @@ -0,0 +1,63 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2024 Fedor Ross <fedor.ross@ifm.com> + */ + +/dts-v1/; +/plugin/; + +#include <dt-bindings/gpio/gpio.h> +#include <dt-bindings/interrupt-controller/arm-gic.h> +#include "imx8mn-pinfunc.h" + +&fec1 { + fsl,magic-packet; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_fec1>; + status = "okay"; + + phy-handle = <ðphy0>; + phy-mode = "rgmii-id"; + + mdio { + #address-cells = <1>; + #size-cells = <0>; + + ethphy0: ethernet-phy@0 { + reg = <0>; + + adi,rx-internal-delay-ps = <1800>; + adi,tx-internal-delay-ps = <2200>; + + interrupts-extended = <&gpio4 31 IRQ_TYPE_LEVEL_LOW>; + reset-gpios = <&gpio4 28 GPIO_ACTIVE_LOW>; + reset-assert-us = <10000>; + reset-deassert-us = <10000>; + }; + }; +}; + +&iomuxc { + pinctrl_fec1: fec1-grp { + fsl,pins = < + MX8MN_IOMUXC_ENET_MDC_ENET1_MDC 0x16 + MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO 0x96 + MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x16 + MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x16 + MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x16 + MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x16 + MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x96 + MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x96 + MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x96 + MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x96 + MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x16 + MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x96 + MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x96 + MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x16 + /* nRST */ + MX8MN_IOMUXC_SAI3_RXFS_GPIO4_IO28 0x156 + /* nIRQ */ + MX8MN_IOMUXC_SAI3_TXFS_GPIO4_IO31 0x1d6 + >; + }; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtso b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtso new file mode 100644 index 0000000000000..ab1304ebd965e --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtso @@ -0,0 +1,24 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (C) 2021 Marek Vasut + */ +/dts-v1/; +/plugin/; + +#include <dt-bindings/gpio/gpio.h> + +#include "imx8mn-pinfunc.h" + +&pinctrl_ecspi1 { + fsl,pins = < + MX8MN_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK 0x10 + MX8MN_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI 0x10 + MX8MN_IOMUXC_ECSPI1_MISO_ECSPI1_MISO 0x90 + /* KS8794 nCS */ + MX8MN_IOMUXC_GPIO1_IO11_GPIO1_IO11 0x150 + /* ANV32C81 nCS */ + MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x150 + >; +}; + +#include "imx8mn-vhip4-evalboard-ksz8794-common.dtsi" diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2.dts b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2.dts new file mode 100644 index 0000000000000..5c17f309b93ab --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2.dts @@ -0,0 +1,221 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2024 Fedor Ross <fedor.ross@ifm.com> + */ + +/dts-v1/; + +#include "imx8mn-vhip4-evalboard-common.dtsi" + +/ { + model = "ifm i.MX8MNano VHIP4 Evaluation Board v2"; + compatible = "ifm,imx8mn-vhip4-evalboard-v2", "ifm,imx8mn-vhip4-evalboard", + "ifm,imx8mn-vhip4", "fsl,imx8mn"; + + multi-led { + compatible = "leds-group-multicolor"; + color = <LED_COLOR_ID_RGB>; + function = LED_FUNCTION_INDICATOR; + leds = <&rgb_0>, <&rgb_1>, <&rgb_2>; + }; +}; + +&ifm_led { + pinctrl-1 = <&pinctrl_gpio_led_v2>; + + rgb_0: rgb-led-red { + color = <LED_COLOR_ID_RED>; + gpios = <&gpio2 17 GPIO_ACTIVE_HIGH>; + default-state = "keep"; + }; + + rgb_1: rgb-led-green { + color = <LED_COLOR_ID_GREEN>; + gpios = <&gpio2 19 GPIO_ACTIVE_HIGH>; + default-state = "keep"; + }; + + rgb_2: rgb-led-blue { + color = <LED_COLOR_ID_BLUE>; + gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>; + default-state = "keep"; + }; +}; + +&ecspi1 { + cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>, <&gpio1 11 GPIO_ACTIVE_LOW>; + status = "okay"; + + eeprom@0 { + compatible = "fujitsu,mb85rs64", "atmel,at25"; + reg = <0>; + spi-max-frequency = <20000000>; + spi-cpha; + spi-cpol; + pagesize = <1>; + size = <32768>; + address-width = <16>; + }; +}; + +&ecspi3 { + cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>; + status = "okay"; + + can0: can@0 { + compatible = "microchip,mcp2518fd"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_mcp2518>; + reg = <0>; + clocks = <&can_clk40m>; + interrupt-parent = <&gpio1>; + interrupts = <1 IRQ_TYPE_LEVEL_LOW>; + microchip,rx-int-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>; + spi-max-frequency = <20000000>; + }; +}; + +&i2c1 { + scl-gpios = <&gpio2 6 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios = <&gpio2 7 GPIO_ACTIVE_HIGH>; + status = "okay"; + + tmp1075@48 { + compatible = "ti,tmp1075"; + reg = <0x48>; + }; + + eeprom@54 { + compatible = "atmel,24c128"; + reg = <0x54>; + }; +}; + +&i2c3 { + scl-gpios = <&gpio5 18 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios = <&gpio5 19 GPIO_ACTIVE_HIGH>; + status = "okay"; +}; + +&ifm_pmic { + interrupt-parent = <&gpio5>; + interrupts = <17 GPIO_ACTIVE_LOW>; +}; + +&iomuxc { + pinctrl_ecspi1_cs: ecspi1-cs-grp { + fsl,pins = < + /* KS8794 nCS */ + MX8MN_IOMUXC_GPIO1_IO11_GPIO1_IO11 0x150 + /* Retain memory nCS (FRAM or MRAM) */ + MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x150 + /* RETAIN_nHOLD */ + MX8MN_IOMUXC_SPDIF_RX_GPIO5_IO4 0x140 + >; + }; + + pinctrl_ecspi3_cs: ecspi3-cs-grp { + fsl,pins = < + /* MCP2518FD nCS */ + MX8MN_IOMUXC_UART2_TXD_GPIO5_IO25 0x150 + >; + }; + + pinctrl_gpio_led_v2: gpioled-v2-grp { + fsl,pins = < + /* LED_RGB_RED */ + MX8MN_IOMUXC_SD2_DATA2_GPIO2_IO17 0x116 + /* LED_RGB_GREEN */ + MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x116 + /* LED_RGB_BLUE */ + MX8MN_IOMUXC_SD2_WP_GPIO2_IO20 0x116 + >; + }; + + pinctrl_i2c1: i2c1-grp { + fsl,pins = < + MX8MN_IOMUXC_SD1_DATA4_I2C1_SCL 0x40000056 + MX8MN_IOMUXC_SD1_DATA5_I2C1_SDA 0x400000d6 + >; + }; + + pinctrl_i2c1_gpio: i2c1-gpio-grp { + fsl,pins = < + MX8MN_IOMUXC_SD1_DATA4_GPIO2_IO6 0x56 + MX8MN_IOMUXC_SD1_DATA5_GPIO2_IO7 0xd6 + /* CFG_EEPROM_WP */ + MX8MN_IOMUXC_SD1_STROBE_GPIO2_IO11 0x140 + /* RTC_nIRQ */ + MX8MN_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5 0x116 + /* LOG_EE_WP */ + MX8MN_IOMUXC_SPDIF_TX_GPIO5_IO3 0x140 + >; + }; + + pinctrl_i2c3: i2c3-grp { + fsl,pins = < + MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL 0x40000056 + MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA 0x400000d6 + >; + }; + + pinctrl_i2c3_gpio: i2c3-gpio-grp { + fsl,pins = < + MX8MN_IOMUXC_I2C3_SCL_GPIO5_IO18 0x56 + MX8MN_IOMUXC_I2C3_SDA_GPIO5_IO19 0xd6 + >; + }; + + pinctrl_mcp2518: mcp2518-grp { + fsl,pins = < + /* CAN0_CLKO */ + MX8MN_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x116 + /* CAN0_nINT0 */ + MX8MN_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x116 + /* CAN0_nINT1 */ + MX8MN_IOMUXC_GPIO1_IO04_GPIO1_IO4 0x116 + /* CAN0_nINT */ + MX8MN_IOMUXC_GPIO1_IO01_GPIO1_IO1 0x116 + >; + }; + + pinctrl_pmic: pmic-irq-grp { + fsl,pins = < + /* PMIC_nIRQ */ + MX8MN_IOMUXC_I2C2_SDA_GPIO5_IO17 0x1d6 + >; + }; + + pinctrl_uart3: uart3-grp { + fsl,pins = < + MX8MN_IOMUXC_SD1_DATA6_UART3_DCE_TX 0x142 + MX8MN_IOMUXC_SD1_DATA7_UART3_DCE_RX 0x142 + >; + }; + + pinctrl_wdog: wdog-grp { + fsl,pins = < + MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0x64 + >; + }; +}; + +&gpio2 { + gpio-line-names = + "", "", "", "", "", "", "", "", + "", "", "", + "ifm_device_info_eeprom_wp", + "", "", "", "", + "", "", "", "", "", "", "", "", + "", "", "", "", "", "", "", ""; +}; + +&gpio5 { + gpio-line-names = + "", "", "", + "ifm_logging_eeprom_wp", + "", "", "", "", + "", "", "", "", "", "", "", "", + "", "", "", "", "", "", "", "", + "", "", "", "", "", "", "", ""; +}; -- 2.51.0 ^ permalink raw reply related [flat|nested] 8+ messages in thread
* Re: [PATCH 4/4] arm64: dts: imx8mn: Add ifm VHIP4 EvalBoard v1 and v2 2025-11-18 12:13 ` [PATCH 4/4] arm64: dts: imx8mn: Add " Marek Vasut @ 2025-12-29 8:48 ` Shawn Guo 0 siblings, 0 replies; 8+ messages in thread From: Shawn Guo @ 2025-12-29 8:48 UTC (permalink / raw) To: Marek Vasut Cc: linux-arm-kernel, Fedor Ross, Christian Eggers, Conor Dooley, Fabio Estevam, Greg Kroah-Hartman, Krzysztof Kozlowski, Markus Heidelberg, Rob Herring, devicetree, imx, linux-kernel On Tue, Nov 18, 2025 at 01:13:13PM +0100, Marek Vasut wrote: > From: Fedor Ross <fedor.ross@ifm.com> > > Add support for ifm i.MX8MN VHIP4 EvalBoard v1 and v2 reference design. > This system exists in two generations, v1 and v2, which share a lot of > commonality. The boards come with either single gigabit ethernet or an > KSZ8794 fast-ethernet switch, boot from eMMC, and offer CAN interfaces > via Microchip MCP25xx SPI CAN controllers, UART, and USB host. The GPU > is not available in the SoC populated on these devices. > > Signed-off-by: Fedor Ross <fedor.ross@ifm.com> > Signed-off-by: Marek Vasut <marex@nabladev.com> > --- > Cc: Christian Eggers <ceggers@arri.de> > Cc: Conor Dooley <conor+dt@kernel.org> > Cc: Fabio Estevam <festevam@gmail.com> > Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org> > Cc: Krzysztof Kozlowski <krzk+dt@kernel.org> > Cc: Markus Heidelberg <m.heidelberg@cab.de> > Cc: Rob Herring <robh@kernel.org> > Cc: Shawn Guo <shawnguo@kernel.org> > Cc: devicetree@vger.kernel.org > Cc: imx@lists.linux.dev > Cc: linux-arm-kernel@lists.infradead.org > Cc: linux-kernel@vger.kernel.org > --- > arch/arm64/boot/dts/freescale/Makefile | 19 + > .../imx8mn-vhip4-evalboard-common.dtsi | 404 ++++++++++++++++++ > ...imx8mn-vhip4-evalboard-ksz8794-common.dtsi | 97 +++++ > ...mn-vhip4-evalboard-v1-overlay-ksz8794.dtso | 24 ++ > ...mn-vhip4-evalboard-v1-overlay-ksz9031.dtso | 49 +++ > .../freescale/imx8mn-vhip4-evalboard-v1.dts | 260 +++++++++++ > ...n-vhip4-evalboard-v2-overlay-adin1300.dtso | 63 +++ > ...mn-vhip4-evalboard-v2-overlay-ksz8794.dtso | 24 ++ > .../freescale/imx8mn-vhip4-evalboard-v2.dts | 221 ++++++++++ > 9 files changed, 1161 insertions(+) > create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-common.dtsi > create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-ksz8794-common.dtsi > create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtso > create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtso > create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1.dts > create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtso > create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtso > create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2.dts > > diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile > index f30d3fd724d0c..01b2ec5ad81ff 100644 > --- a/arch/arm64/boot/dts/freescale/Makefile > +++ b/arch/arm64/boot/dts/freescale/Makefile > @@ -191,6 +191,25 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mn-tqma8mqnl-mba8mx.dtb > dtb-$(CONFIG_ARCH_MXC) += imx8mn-var-som-symphony.dtb > dtb-$(CONFIG_ARCH_MXC) += imx8mn-venice-gw7902.dtb > > +imx8mn-vhip4-evalboard-v1-overlay-ksz8794-dtbs := imx8mn-vhip4-evalboard-v1.dtb \ > + imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtbo > +imx8mn-vhip4-evalboard-v1-overlay-ksz9031-dtbs := imx8mn-vhip4-evalboard-v1.dtb \ > + imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtbo > +imx8mn-vhip4-evalboard-v2-overlay-ksz8794-dtbs := imx8mn-vhip4-evalboard-v2.dtb \ > + imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtbo > +imx8mn-vhip4-evalboard-v2-overlay-adin1300-dtbs := imx8mn-vhip4-evalboard-v2.dtb \ > + imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtbo > +dtb-$(CONFIG_ARCH_MXC) += imx8mn-vhip4-evalboard-v1.dtb \ > + imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtb \ > + imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtbo \ > + imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtb \ > + imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtbo \ > + imx8mn-vhip4-evalboard-v2.dtb \ > + imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtb \ > + imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtbo \ > + imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtb \ > + imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtbo > + > imx8mn-tqma8mqnl-mba8mx-lvds-tm070jvhg33-dtbs += imx8mn-tqma8mqnl-mba8mx.dtb imx8mn-tqma8mqnl-mba8mx-lvds-tm070jvhg33.dtbo > imx8mn-tqma8mqnl-mba8mx-usbotg-dtbs += imx8mn-tqma8mqnl-mba8mx.dtb imx8mn-tqma8mqnl-mba8mx-usbotg.dtbo > dtb-$(CONFIG_ARCH_MXC) += imx8mn-tqma8mqnl-mba8mx-lvds-tm070jvhg33.dtb > diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-common.dtsi b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-common.dtsi > new file mode 100644 > index 0000000000000..5fff183dbdc20 > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-common.dtsi > @@ -0,0 +1,404 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright 2020-2024 Fedor Ross <fedor.ross@ifm.com> > + */ > + > +#include "imx8mn.dtsi" > +#include <dt-bindings/leds/common.h> > + > +/ { > + model = "ifm i.MX8MNano VHIP4 Evaluation Board"; > + compatible = "ifm,imx8mn-vhip4-evalboard", "ifm,imx8mn-vhip4", "fsl,imx8mn"; > + > + aliases { > + mmc0 = &usdhc3; > + mmc1 = &usdhc1; > + mmc2 = &usdhc2; > + rtc0 = &hw_rtc; > + rtc1 = &snvs_rtc; > + }; > + > + chosen { > + bootargs = "console=ttymxc2,115200 earlycon=ec_imx6q,0x30880000,115200 rootwait"; > + stdout-path = &uart3; > + }; > + > + memory@40000000 { > + device_type = "memory"; > + reg = <0x0 0x40000000 0 0x40000000>; > + }; > + > + can_clk20m: can-clk20m { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + clock-frequency = <20000000>; > + }; > + > + can_clk40m: can-clk40m { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + clock-frequency = <40000000>; > + }; > + > + gpio-keys { > + compatible = "gpio-keys"; > + pinctrl-0 = <&pinctrl_gpio_button>; > + pinctrl-names = "default"; > + > + button-2 { > + label = "Button2"; > + gpios = <&gpio2 16 GPIO_ACTIVE_LOW>; > + linux,code = <KEY_2>; > + }; > + > + button-3 { > + label = "Button3"; > + gpios = <&gpio2 18 GPIO_ACTIVE_LOW>; > + linux,code = <KEY_3>; > + }; > + }; > + > + ifm_led: led { > + compatible = "gpio-leds"; > + pinctrl-0 = <&pinctrl_gpio_led>; > + pinctrl-names = "default", "extended"; > + > + led-0 { > + function = LED_FUNCTION_STATUS; > + function-enumerator = <1>; > + color = <LED_COLOR_ID_YELLOW>; > + gpios = <&gpio2 13 GPIO_ACTIVE_HIGH>; > + default-state = "keep"; > + }; > + > + led-1 { > + function = LED_FUNCTION_STATUS; > + function-enumerator = <2>; > + color = <LED_COLOR_ID_GREEN>; > + gpios = <&gpio2 15 GPIO_ACTIVE_HIGH>; > + default-state = "keep"; > + }; > + }; > +}; > + > +&A53_0 { > + cpu-supply = <&buck2_reg>; > +}; > + > +&A53_1 { > + cpu-supply = <&buck2_reg>; > +}; > + > +&A53_2 { > + cpu-supply = <&buck2_reg>; > +}; > + > +&A53_3 { > + cpu-supply = <&buck2_reg>; > +}; > + > +&ddrc { > + operating-points-v2 = <&ddrc_opp_table>; > + > + ddrc_opp_table: opp-table { > + compatible = "operating-points-v2"; > + > + opp-25000000 { > + opp-hz = /bits/ 64 <25000000>; > + }; > + > + opp-100000000 { > + opp-hz = /bits/ 64 <100000000>; > + }; > + > + opp-600000000 { > + opp-hz = /bits/ 64 <600000000>; > + }; > + }; > +}; > + > +&ecspi1 { > + pinctrl-names = "default", "cs"; > + pinctrl-0 = <&pinctrl_ecspi1>; > + pinctrl-1 = <&pinctrl_ecspi1_cs>; > + /delete-property/ dmas; > + /delete-property/ dma-names; > +}; > + > +&ecspi3 { > + pinctrl-names = "default", "cs"; > + pinctrl-0 = <&pinctrl_ecspi3>; > + pinctrl-1 = <&pinctrl_ecspi3_cs>; > + /delete-property/ dmas; > + /delete-property/ dma-names; > +}; > + > +&gpu { > + /* SoC has GPU fused off. */ > + status = "disabled"; > +}; > + > +&i2c1 { > + clock-frequency = <100000>; > + pinctrl-names = "default", "gpio"; > + pinctrl-0 = <&pinctrl_i2c1>; > + pinctrl-1 = <&pinctrl_i2c1_gpio>; > + > + eeprom@51 { > + compatible = "atmel,24c128"; > + reg = <0x51>; > + }; > + > + hw_rtc: rtc@52 { > + compatible = "microcrystal,rv3028"; > + reg = <0x52>; > + }; > +}; > + > +&i2c3 { > + clock-frequency = <100000>; > + pinctrl-names = "default", "gpio"; > + pinctrl-0 = <&pinctrl_i2c3>; > + pinctrl-1 = <&pinctrl_i2c3_gpio>; > + > + ifm_pmic: pmic@4b { > + compatible = "rohm,bd71847"; > + reg = <0x4b>; > + pinctrl-0 = <&pinctrl_pmic>; > + rohm,reset-snvs-powered; > + > + regulators { > + buck1_reg: BUCK1 { > + regulator-name = "buck1"; > + regulator-min-microvolt = <790000>; > + regulator-max-microvolt = <860000>; > + regulator-boot-on; > + regulator-always-on; > + regulator-ramp-delay = <1250>; > + }; > + > + buck2_reg: BUCK2 { > + regulator-name = "buck2"; > + regulator-min-microvolt = <840000>; > + regulator-max-microvolt = <960000>; > + regulator-boot-on; > + regulator-always-on; > + regulator-ramp-delay = <1250>; > + }; > + > + buck3_reg: BUCK3 { > + // BUCK5 in datasheet > + regulator-name = "buck3"; > + regulator-min-microvolt = <700000>; > + regulator-max-microvolt = <1350000>; > + }; > + > + buck4_reg: BUCK4 { > + // BUCK6 in datasheet > + regulator-name = "buck4"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + buck5_reg: BUCK5 { > + // BUCK7 in datasheet > + regulator-name = "buck5"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + buck6_reg: BUCK6 { > + // BUCK8 in datasheet > + regulator-name = "buck6"; > + regulator-min-microvolt = <1100000>; > + regulator-max-microvolt = <1100000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + ldo1_reg: LDO1 { > + regulator-name = "ldo1"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + ldo2_reg: LDO2 { > + regulator-name = "ldo2"; > + regulator-min-microvolt = <800000>; > + regulator-max-microvolt = <800000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + ldo3_reg: LDO3 { > + regulator-name = "ldo3"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + ldo4_reg: LDO4 { > + regulator-name = "ldo4"; > + regulator-min-microvolt = <900000>; > + regulator-max-microvolt = <1800000>; > + }; > + > + ldo5_reg: LDO5 { > + regulator-name = "ldo5"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + }; > + > + ldo6_reg: LDO6 { > + regulator-name = "ldo6"; > + regulator-min-microvolt = <1200000>; > + regulator-max-microvolt = <1200000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + }; > + }; > +}; > + > +&iomuxc { > + pinctrl_ecspi1: ecspi1-grp { > + fsl,pins = < > + MX8MN_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK 0x110 > + MX8MN_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI 0x110 > + MX8MN_IOMUXC_ECSPI1_MISO_ECSPI1_MISO 0x190 > + >; > + }; > + > + pinctrl_ecspi3: ecspi3-grp { > + fsl,pins = < > + /* SPI3_CAN_CLK */ > + MX8MN_IOMUXC_UART1_RXD_ECSPI3_SCLK 0x110 > + /* SPI3_CAN_MOSI */ > + MX8MN_IOMUXC_UART1_TXD_ECSPI3_MOSI 0x110 > + /* SPI3_CAN_MISO */ > + MX8MN_IOMUXC_UART2_RXD_ECSPI3_MISO 0x190 > + >; > + }; > + > + pinctrl_gpio_button: gpiobutton-grp { > + fsl,pins = < > + MX8MN_IOMUXC_SD2_DATA1_GPIO2_IO16 0x96 > + MX8MN_IOMUXC_SD2_DATA3_GPIO2_IO18 0x96 > + >; > + }; > + > + pinctrl_gpio_led: gpioled-grp { > + fsl,pins = < > + MX8MN_IOMUXC_SD2_CLK_GPIO2_IO13 0x116 > + MX8MN_IOMUXC_SD2_DATA0_GPIO2_IO15 0x116 > + >; > + }; > + > + pinctrl_usdhc3: usdhc3-grp { > + fsl,pins = < > + MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK 0x40000110 > + MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d0 > + MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d0 > + MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d0 > + MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d0 > + MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d0 > + MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d0 > + MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d0 > + MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d0 > + MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d0 > + MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x190 > + MX8MN_IOMUXC_NAND_READY_B_USDHC3_RESET_B 0x150 > + >; > + }; > + > + pinctrl_usdhc3_100mhz: usdhc3-100mhz-grp { > + fsl,pins = < > + MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK 0x40000114 > + MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d4 > + MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d4 > + MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d4 > + MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d4 > + MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d4 > + MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d4 > + MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d4 > + MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d4 > + MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d4 > + MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x194 > + MX8MN_IOMUXC_NAND_READY_B_USDHC3_RESET_B 0x150 > + >; > + }; > + > + pinctrl_usdhc3_200mhz: usdhc3-200mhz-grp { > + fsl,pins = < > + MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK 0x40000116 > + MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d6 > + MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d6 > + MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d6 > + MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d6 > + MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d6 > + MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d6 > + MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d6 > + MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d6 > + MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d6 > + MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x196 > + MX8MN_IOMUXC_NAND_READY_B_USDHC3_RESET_B 0x150 > + >; > + }; > + > + pinctrl_wdog: wdog-grp { > + fsl,pins = < > + MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0x64 > + >; > + }; > +}; > + > +&pgc_gpumix { > + /* SoC has GPU fused off. */ > + status = "disabled"; > +}; > + > +&snvs { > + snvs-lpgpr { > + compatible = "fsl,imx7d-snvs-lpgpr"; I wonder why this SoC specific compatible is defined in board level DTS. > + }; > +}; > + > +&snvs_pwrkey { > + status = "okay"; > +}; > + > +&uart3 { /* console */ > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_uart3>; > + status = "okay"; > +}; > + > +&usbotg1 { > + status = "okay"; > +}; > + > +&usdhc3 { > + assigned-clocks = <&clk IMX8MN_CLK_USDHC3_ROOT>; > + assigned-clock-rates = <400000000>; > + pinctrl-names = "default", "state_100mhz", "state_200mhz"; > + pinctrl-0 = <&pinctrl_usdhc3>; > + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; > + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; > + bus-width = <8>; > + non-removable; > + status = "okay"; > +}; > + > +&wdog1 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_wdog>; > + fsl,ext-reset-output; > + status = "okay"; > +}; > diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-ksz8794-common.dtsi b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-ksz8794-common.dtsi > new file mode 100644 > index 0000000000000..06917a26a5bef > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-ksz8794-common.dtsi > @@ -0,0 +1,97 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright (C) 2025 Fedor Ross <fedor.ross@ifm.com> > + */ > + > +#include <dt-bindings/gpio/gpio.h> > + > +#include "imx8mn-pinfunc.h" > + > +&ecspi1 { > + #address-cells = <1>; > + #size-cells = <0>; > + status = "okay"; > + > + ksz8794: ethernet-switch@1 { > + compatible = "microchip,ksz8794"; > + pinctrl-names = "default", "reset"; > + pinctrl-0 = <&pinctrl_ks8794>; > + pinctrl-1 = <&pinctrl_ks8794>; > + reg = <1>; > + Nit: unneeded newline. > + reset-gpios = <&gpio4 28 GPIO_ACTIVE_LOW>; > + spi-max-frequency = <5000000>; > + status = "okay"; Unneeded "okay" status? > + > + ethernet-ports { > + #address-cells = <1>; > + #size-cells = <0>; Have a newline between properties and child node. > + port@0 { > + reg = <0>; > + label = "lan1"; > + }; Have a newline between nodes. > + port@1 { > + reg = <1>; > + label = "lan2"; > + }; > + port@2 { > + reg = <2>; > + label = "lan3"; > + }; > + port@4 { > + reg = <4>; > + label = "cpu"; > + ethernet = <&fec1>; > + phy-mode = "rgmii-id"; > + rx-internal-delay-ps = <2000>; > + tx-internal-delay-ps = <2000>; > + fixed-link { > + full-duplex; > + speed = <1000>; > + }; > + }; > + }; > + }; > +}; > + > +&fec1 { > + fsl,magic-packet; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_fec1>; > + status = "okay"; > + > + phy-mode = "rgmii-id"; Move it above 'status'. > + fixed-link { > + full-duplex; > + speed = <1000>; > + }; > +}; > + > +&iomuxc { > + pinctrl_fec1: fec1-grp { > + fsl,pins = < > + MX8MN_IOMUXC_ENET_MDC_ENET1_MDC 0x16 > + MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO 0x96 > + MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x16 > + MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x16 > + MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x16 > + MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x16 > + MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x96 > + MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x96 > + MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x96 > + MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x96 > + MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x10 > + MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x96 > + MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x96 > + MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x16 > + MX8MN_IOMUXC_SAI3_TXFS_GPIO4_IO31 0x1d6 > + >; > + }; > + > + pinctrl_ks8794: ks8794-grp { > + fsl,pins = < > + /* KSZ8794 reset line */ > + MX8MN_IOMUXC_SAI3_RXFS_GPIO4_IO28 0x16 > + >; > + }; > +}; > diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtso b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtso > new file mode 100644 > index 0000000000000..20eb427f3dd66 > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz8794.dtso > @@ -0,0 +1,24 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright (C) 2021 Marek Vasut > + */ > +/dts-v1/; > +/plugin/; > + > +#include <dt-bindings/gpio/gpio.h> > + > +#include "imx8mn-pinfunc.h" > + > +&pinctrl_ecspi1 { > + fsl,pins = < > + MX8MN_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK 0x10 > + MX8MN_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI 0x10 > + MX8MN_IOMUXC_ECSPI1_MISO_ECSPI1_MISO 0x90 > + /* KS8794 nCS */ > + MX8MN_IOMUXC_I2C4_SDA_GPIO5_IO21 0x150 > + /* ANV32C81 nCS */ > + MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x150 > + >; > +}; > + > +#include "imx8mn-vhip4-evalboard-ksz8794-common.dtsi" > diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtso b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtso > new file mode 100644 > index 0000000000000..405e69752f214 > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1-overlay-ksz9031.dtso > @@ -0,0 +1,49 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright (C) 2021 Marek Vasut > + */ > +/dts-v1/; > +/plugin/; > + > +#include "imx8mn-pinfunc.h" > + > +&fec1 { > + fsl,magic-packet; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_fec1>; > + status = "okay"; > + > + phy-handle = <ðphy0>; > + phy-mode = "rgmii-id"; Ditto > + mdio { > + #address-cells = <1>; > + #size-cells = <0>; > + > + ethphy0: ethernet-phy@0 { > + compatible = "ethernet-phy-ieee802.3-c22"; > + reg = <0>; > + }; > + }; > +}; > + > +&iomuxc { > + pinctrl_fec1: fec1-grp { > + fsl,pins = < > + MX8MN_IOMUXC_ENET_MDC_ENET1_MDC 0x16 > + MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO 0x96 > + MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x16 > + MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x16 > + MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x16 > + MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x16 > + MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x96 > + MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x96 > + MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x96 > + MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x96 > + MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x16 > + MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x96 > + MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x96 > + MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x16 > + MX8MN_IOMUXC_SAI3_TXFS_GPIO4_IO31 0x1d6 > + >; > + }; > +}; > diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1.dts b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1.dts > new file mode 100644 > index 0000000000000..6d1cebffcae5d > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v1.dts > @@ -0,0 +1,260 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright 2020-2024 Fedor Ross <fedor.ross@ifm.com> > + */ > + > +/dts-v1/; > + > +#include "imx8mn-vhip4-evalboard-common.dtsi" > + > +/ { > + model = "ifm i.MX8MNano VHIP4 Evaluation Board v1"; > + compatible = "ifm,imx8mn-vhip4-evalboard-v1", "ifm,imx8mn-vhip4-evalboard", > + "ifm,imx8mn-vhip4", "fsl,imx8mn"; > +}; > + > +&ifm_led { > + pinctrl-1 = <&pinctrl_gpio_led_v1>; > + > + led-2 { > + function = LED_FUNCTION_STATUS; > + function-enumerator = <3>; > + color = <LED_COLOR_ID_YELLOW>; > + gpios = <&gpio2 17 GPIO_ACTIVE_HIGH>; > + default-state = "keep"; > + }; > + > + led-3 { > + function = LED_FUNCTION_STATUS; > + function-enumerator = <4>; > + color = <LED_COLOR_ID_GREEN>; > + gpios = <&gpio2 19 GPIO_ACTIVE_HIGH>; > + default-state = "keep"; > + }; > +}; > + > +&ecspi1 { > + cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>, <&gpio5 21 GPIO_ACTIVE_LOW>; > + status = "okay"; > + > + eeprom@0 { > + compatible = "anvo,anv32c81w", "atmel,at25"; > + reg = <0>; > + spi-max-frequency = <20000000>; > + spi-cpha; > + spi-cpol; > + pagesize = <1>; > + size = <32768>; > + address-width = <16>; > + }; > +}; > + > +&ecspi3 { > + cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>, <&gpio5 4 GPIO_ACTIVE_LOW>; > + status = "okay"; > + > + can0: can@0 { > + compatible = "microchip,mcp25625"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_mcp25625>; > + reg = <0>; > + clocks = <&can_clk20m>; > + interrupt-parent = <&gpio4>; > + interrupts = <21 IRQ_TYPE_LEVEL_LOW>; > + gpio-controller; > + #gpio-cells = <2>; > + }; > + > + can1: can@1 { > + compatible = "microchip,mcp2518fd"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_mcp2518>; > + reg = <1>; > + clocks = <&can_clk40m>; > + interrupt-parent = <&gpio5>; > + interrupts = <2 IRQ_TYPE_LEVEL_LOW>; > + microchip,rx-int-gpios = <&gpio5 1 GPIO_ACTIVE_LOW>; > + spi-max-frequency = <20000000>; > + }; > +}; > + > +&gpio4 { > + /* > + * Hog USB-nRESET high here, since neither U-Boot nor Linux > + * has any support for USB Hub GPIO reset so far. > + */ > + usb-nreset-hog { > + gpio-hog; > + gpios = <29 GPIO_ACTIVE_HIGH>; > + line-name = "USB_nRESET"; > + output-high; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_usb_nreset>; > + }; > +}; > + > +&i2c1 { > + scl-gpios = <&gpio5 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; > + sda-gpios = <&gpio5 15 GPIO_ACTIVE_HIGH>; > + status = "okay"; > + > + lm75@48 { > + compatible = "national,lm75"; > + reg = <0x48>; > + }; > + > + eeprom@50 { > + compatible = "atmel,24c128"; > + reg = <0x50>; > + }; > +}; > + > +&i2c2 { > + clock-frequency = <100000>; > + pinctrl-names = "default", "gpio"; > + pinctrl-0 = <&pinctrl_i2c2>; > + pinctrl-1 = <&pinctrl_i2c2_gpio>; > + scl-gpios = <&gpio5 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; > + sda-gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>; > + status = "okay"; > +}; > + > +&i2c3 { > + scl-gpios = <&gpio2 10 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; > + sda-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>; > + status = "okay"; > +}; > + > +&ifm_pmic { > + interrupt-parent = <&gpio2>; > + interrupts = <0 GPIO_ACTIVE_LOW>; > +}; > + > +&iomuxc { > + pinctrl_ecspi1_cs: ecspi1-cs-grp { > + fsl,pins = < > + /* KS8794 nCS */ > + MX8MN_IOMUXC_I2C4_SDA_GPIO5_IO21 0x150 > + /* ANV32C81 nCS */ > + MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x150 > + >; > + }; > + > + pinctrl_ecspi3_cs: ecspi3-cs-grp { > + fsl,pins = < > + /* MCP25625 nCS */ > + MX8MN_IOMUXC_UART2_TXD_GPIO5_IO25 0x150 > + /* MCP2518FD nCS */ > + MX8MN_IOMUXC_SPDIF_RX_GPIO5_IO4 0x150 > + >; > + }; > + > + pinctrl_gpio_led_v1: gpioled-v1-grp { > + fsl,pins = < > + MX8MN_IOMUXC_SD2_DATA2_GPIO2_IO17 0x116 > + MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x116 > + >; > + }; > + > + pinctrl_i2c1: i2c1-grp { > + fsl,pins = < > + MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL 0x40000056 > + MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA 0x400000d6 > + >; > + }; > + > + pinctrl_i2c1_gpio: i2c1-gpio-grp { > + fsl,pins = < > + MX8MN_IOMUXC_I2C1_SCL_GPIO5_IO14 0x56 > + MX8MN_IOMUXC_I2C1_SDA_GPIO5_IO15 0xd6 > + >; > + }; > + > + pinctrl_i2c2: i2c2-grp { > + fsl,pins = < > + MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL 0x40000056 > + MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA 0x400000d6 > + >; > + }; > + > + pinctrl_i2c2_gpio: i2c2-gpio-grp { > + fsl,pins = < > + MX8MN_IOMUXC_I2C2_SCL_GPIO5_IO16 0x56 > + MX8MN_IOMUXC_I2C2_SDA_GPIO5_IO17 0xd6 > + >; > + }; > + > + pinctrl_i2c3: i2c3-grp { > + fsl,pins = < > + MX8MN_IOMUXC_SD1_RESET_B_I2C3_SCL 0x40000056 > + MX8MN_IOMUXC_SD1_STROBE_I2C3_SDA 0x400000d6 > + >; > + }; > + > + pinctrl_i2c3_gpio: i2c3-gpio-grp { > + fsl,pins = < > + MX8MN_IOMUXC_SD1_RESET_B_GPIO2_IO10 0x56 > + MX8MN_IOMUXC_SD1_STROBE_GPIO2_IO11 0xd6 > + >; > + }; > + > + pinctrl_mcp2518: mcp2518-grp { > + fsl,pins = < > + /* MCP2518 nINT line */ > + MX8MN_IOMUXC_SAI3_MCLK_GPIO5_IO2 0x116 > + /* MCP2518 nINT1/GPIO1 line */ > + MX8MN_IOMUXC_SAI3_TXD_GPIO5_IO1 0x116 > + >; > + }; > + > + pinctrl_mcp25625: mcp25625-grp { > + fsl,pins = < > + /* MCP25625 nINT line */ > + MX8MN_IOMUXC_SAI2_RXFS_GPIO4_IO21 0x156 > + >; > + }; > + > + pinctrl_pmic: pmic-irq-grp { > + fsl,pins = < > + MX8MN_IOMUXC_SD1_CLK_GPIO2_IO0 0x16 > + >; > + }; > + > + pinctrl_uart3: uart3-grp { > + fsl,pins = < > + MX8MN_IOMUXC_UART3_RXD_UART3_DCE_RX 0x142 > + MX8MN_IOMUXC_UART3_TXD_UART3_DCE_TX 0x142 > + >; > + }; > + > + pinctrl_usb_nreset: usbnreset-grp { > + fsl,pins = < > + MX8MN_IOMUXC_SAI3_RXC_GPIO4_IO29 0x14a > + >; > + }; > + > + pinctrl_gpio_5: gpio5-grp { > + fsl,pins = < > + /* CFG_EEPROM_WP */ > + MX8MN_IOMUXC_I2C4_SCL_GPIO5_IO20 0x140 > + >; > + }; > + > + pinctrl_wdog: wdog-grp { > + fsl,pins = < > + MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0x64 > + >; > + }; > +}; > + > +&gpio5 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_gpio_5>; > + gpio-line-names = > + "", "", "", "", "", "", "", "", > + "", "", "", "", "", "", "", "", > + "", "", "", "", > + "ifm_device_info_eeprom_wp", > + "", "", "", > + "", "", "", "", "", "", "", ""; > +}; > diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtso b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtso > new file mode 100644 > index 0000000000000..be6bf4ba7458f > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-adin1300.dtso > @@ -0,0 +1,63 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright 2024 Fedor Ross <fedor.ross@ifm.com> > + */ > + > +/dts-v1/; > +/plugin/; > + > +#include <dt-bindings/gpio/gpio.h> > +#include <dt-bindings/interrupt-controller/arm-gic.h> > +#include "imx8mn-pinfunc.h" > + > +&fec1 { > + fsl,magic-packet; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_fec1>; > + status = "okay"; > + > + phy-handle = <ðphy0>; > + phy-mode = "rgmii-id"; Ditto > + > + mdio { > + #address-cells = <1>; > + #size-cells = <0>; > + > + ethphy0: ethernet-phy@0 { > + reg = <0>; > + > + adi,rx-internal-delay-ps = <1800>; > + adi,tx-internal-delay-ps = <2200>; > + Nit: not sure these newlines in middle of property list are useful. Shawn > + interrupts-extended = <&gpio4 31 IRQ_TYPE_LEVEL_LOW>; > + reset-gpios = <&gpio4 28 GPIO_ACTIVE_LOW>; > + reset-assert-us = <10000>; > + reset-deassert-us = <10000>; > + }; > + }; > +}; > + > +&iomuxc { > + pinctrl_fec1: fec1-grp { > + fsl,pins = < > + MX8MN_IOMUXC_ENET_MDC_ENET1_MDC 0x16 > + MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO 0x96 > + MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x16 > + MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x16 > + MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x16 > + MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x16 > + MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x96 > + MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x96 > + MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x96 > + MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x96 > + MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x16 > + MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x96 > + MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x96 > + MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x16 > + /* nRST */ > + MX8MN_IOMUXC_SAI3_RXFS_GPIO4_IO28 0x156 > + /* nIRQ */ > + MX8MN_IOMUXC_SAI3_TXFS_GPIO4_IO31 0x1d6 > + >; > + }; > +}; > diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtso b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtso > new file mode 100644 > index 0000000000000..ab1304ebd965e > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2-overlay-ksz8794.dtso > @@ -0,0 +1,24 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright (C) 2021 Marek Vasut > + */ > +/dts-v1/; > +/plugin/; > + > +#include <dt-bindings/gpio/gpio.h> > + > +#include "imx8mn-pinfunc.h" > + > +&pinctrl_ecspi1 { > + fsl,pins = < > + MX8MN_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK 0x10 > + MX8MN_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI 0x10 > + MX8MN_IOMUXC_ECSPI1_MISO_ECSPI1_MISO 0x90 > + /* KS8794 nCS */ > + MX8MN_IOMUXC_GPIO1_IO11_GPIO1_IO11 0x150 > + /* ANV32C81 nCS */ > + MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x150 > + >; > +}; > + > +#include "imx8mn-vhip4-evalboard-ksz8794-common.dtsi" > diff --git a/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2.dts b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2.dts > new file mode 100644 > index 0000000000000..5c17f309b93ab > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mn-vhip4-evalboard-v2.dts > @@ -0,0 +1,221 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright 2024 Fedor Ross <fedor.ross@ifm.com> > + */ > + > +/dts-v1/; > + > +#include "imx8mn-vhip4-evalboard-common.dtsi" > + > +/ { > + model = "ifm i.MX8MNano VHIP4 Evaluation Board v2"; > + compatible = "ifm,imx8mn-vhip4-evalboard-v2", "ifm,imx8mn-vhip4-evalboard", > + "ifm,imx8mn-vhip4", "fsl,imx8mn"; > + > + multi-led { > + compatible = "leds-group-multicolor"; > + color = <LED_COLOR_ID_RGB>; > + function = LED_FUNCTION_INDICATOR; > + leds = <&rgb_0>, <&rgb_1>, <&rgb_2>; > + }; > +}; > + > +&ifm_led { > + pinctrl-1 = <&pinctrl_gpio_led_v2>; > + > + rgb_0: rgb-led-red { > + color = <LED_COLOR_ID_RED>; > + gpios = <&gpio2 17 GPIO_ACTIVE_HIGH>; > + default-state = "keep"; > + }; > + > + rgb_1: rgb-led-green { > + color = <LED_COLOR_ID_GREEN>; > + gpios = <&gpio2 19 GPIO_ACTIVE_HIGH>; > + default-state = "keep"; > + }; > + > + rgb_2: rgb-led-blue { > + color = <LED_COLOR_ID_BLUE>; > + gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>; > + default-state = "keep"; > + }; > +}; > + > +&ecspi1 { > + cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>, <&gpio1 11 GPIO_ACTIVE_LOW>; > + status = "okay"; > + > + eeprom@0 { > + compatible = "fujitsu,mb85rs64", "atmel,at25"; > + reg = <0>; > + spi-max-frequency = <20000000>; > + spi-cpha; > + spi-cpol; > + pagesize = <1>; > + size = <32768>; > + address-width = <16>; > + }; > +}; > + > +&ecspi3 { > + cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>; > + status = "okay"; > + > + can0: can@0 { > + compatible = "microchip,mcp2518fd"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_mcp2518>; > + reg = <0>; > + clocks = <&can_clk40m>; > + interrupt-parent = <&gpio1>; > + interrupts = <1 IRQ_TYPE_LEVEL_LOW>; > + microchip,rx-int-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>; > + spi-max-frequency = <20000000>; > + }; > +}; > + > +&i2c1 { > + scl-gpios = <&gpio2 6 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; > + sda-gpios = <&gpio2 7 GPIO_ACTIVE_HIGH>; > + status = "okay"; > + > + tmp1075@48 { > + compatible = "ti,tmp1075"; > + reg = <0x48>; > + }; > + > + eeprom@54 { > + compatible = "atmel,24c128"; > + reg = <0x54>; > + }; > +}; > + > +&i2c3 { > + scl-gpios = <&gpio5 18 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; > + sda-gpios = <&gpio5 19 GPIO_ACTIVE_HIGH>; > + status = "okay"; > +}; > + > +&ifm_pmic { > + interrupt-parent = <&gpio5>; > + interrupts = <17 GPIO_ACTIVE_LOW>; > +}; > + > +&iomuxc { > + pinctrl_ecspi1_cs: ecspi1-cs-grp { > + fsl,pins = < > + /* KS8794 nCS */ > + MX8MN_IOMUXC_GPIO1_IO11_GPIO1_IO11 0x150 > + /* Retain memory nCS (FRAM or MRAM) */ > + MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x150 > + /* RETAIN_nHOLD */ > + MX8MN_IOMUXC_SPDIF_RX_GPIO5_IO4 0x140 > + >; > + }; > + > + pinctrl_ecspi3_cs: ecspi3-cs-grp { > + fsl,pins = < > + /* MCP2518FD nCS */ > + MX8MN_IOMUXC_UART2_TXD_GPIO5_IO25 0x150 > + >; > + }; > + > + pinctrl_gpio_led_v2: gpioled-v2-grp { > + fsl,pins = < > + /* LED_RGB_RED */ > + MX8MN_IOMUXC_SD2_DATA2_GPIO2_IO17 0x116 > + /* LED_RGB_GREEN */ > + MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x116 > + /* LED_RGB_BLUE */ > + MX8MN_IOMUXC_SD2_WP_GPIO2_IO20 0x116 > + >; > + }; > + > + pinctrl_i2c1: i2c1-grp { > + fsl,pins = < > + MX8MN_IOMUXC_SD1_DATA4_I2C1_SCL 0x40000056 > + MX8MN_IOMUXC_SD1_DATA5_I2C1_SDA 0x400000d6 > + >; > + }; > + > + pinctrl_i2c1_gpio: i2c1-gpio-grp { > + fsl,pins = < > + MX8MN_IOMUXC_SD1_DATA4_GPIO2_IO6 0x56 > + MX8MN_IOMUXC_SD1_DATA5_GPIO2_IO7 0xd6 > + /* CFG_EEPROM_WP */ > + MX8MN_IOMUXC_SD1_STROBE_GPIO2_IO11 0x140 > + /* RTC_nIRQ */ > + MX8MN_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5 0x116 > + /* LOG_EE_WP */ > + MX8MN_IOMUXC_SPDIF_TX_GPIO5_IO3 0x140 > + >; > + }; > + > + pinctrl_i2c3: i2c3-grp { > + fsl,pins = < > + MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL 0x40000056 > + MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA 0x400000d6 > + >; > + }; > + > + pinctrl_i2c3_gpio: i2c3-gpio-grp { > + fsl,pins = < > + MX8MN_IOMUXC_I2C3_SCL_GPIO5_IO18 0x56 > + MX8MN_IOMUXC_I2C3_SDA_GPIO5_IO19 0xd6 > + >; > + }; > + > + pinctrl_mcp2518: mcp2518-grp { > + fsl,pins = < > + /* CAN0_CLKO */ > + MX8MN_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x116 > + /* CAN0_nINT0 */ > + MX8MN_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x116 > + /* CAN0_nINT1 */ > + MX8MN_IOMUXC_GPIO1_IO04_GPIO1_IO4 0x116 > + /* CAN0_nINT */ > + MX8MN_IOMUXC_GPIO1_IO01_GPIO1_IO1 0x116 > + >; > + }; > + > + pinctrl_pmic: pmic-irq-grp { > + fsl,pins = < > + /* PMIC_nIRQ */ > + MX8MN_IOMUXC_I2C2_SDA_GPIO5_IO17 0x1d6 > + >; > + }; > + > + pinctrl_uart3: uart3-grp { > + fsl,pins = < > + MX8MN_IOMUXC_SD1_DATA6_UART3_DCE_TX 0x142 > + MX8MN_IOMUXC_SD1_DATA7_UART3_DCE_RX 0x142 > + >; > + }; > + > + pinctrl_wdog: wdog-grp { > + fsl,pins = < > + MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0x64 > + >; > + }; > +}; > + > +&gpio2 { > + gpio-line-names = > + "", "", "", "", "", "", "", "", > + "", "", "", > + "ifm_device_info_eeprom_wp", > + "", "", "", "", > + "", "", "", "", "", "", "", "", > + "", "", "", "", "", "", "", ""; > +}; > + > +&gpio5 { > + gpio-line-names = > + "", "", "", > + "ifm_logging_eeprom_wp", > + "", "", "", "", > + "", "", "", "", "", "", "", "", > + "", "", "", "", "", "", "", "", > + "", "", "", "", "", "", "", ""; > +}; > -- > 2.51.0 > ^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PATCH 1/4] dt-bindings: eeprom: at25: Add Anvo ANV32C81W 2025-11-18 12:13 [PATCH 1/4] dt-bindings: eeprom: at25: Add Anvo ANV32C81W Marek Vasut ` (2 preceding siblings ...) 2025-11-18 12:13 ` [PATCH 4/4] arm64: dts: imx8mn: Add " Marek Vasut @ 2025-11-20 17:15 ` Rob Herring (Arm) 3 siblings, 0 replies; 8+ messages in thread From: Rob Herring (Arm) @ 2025-11-20 17:15 UTC (permalink / raw) To: Marek Vasut Cc: Shawn Guo, Markus Heidelberg, Conor Dooley, Christian Eggers, imx, devicetree, linux-arm-kernel, Krzysztof Kozlowski, Fabio Estevam, Greg Kroah-Hartman, linux-kernel On Tue, 18 Nov 2025 13:13:10 +0100, Marek Vasut wrote: > Document the compatible for ANV32C81W 256kb Serial SPI non-volatile SRAM. > Although it is a SRAM device, it can be accessed through EEPROM interface. > At least until there is no proper SRAM driver support for it. > > Signed-off-by: Marek Vasut <marex@nabladev.com> > --- > Cc: Christian Eggers <ceggers@arri.de> > Cc: Conor Dooley <conor+dt@kernel.org> > Cc: Fabio Estevam <festevam@gmail.com> > Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org> > Cc: Krzysztof Kozlowski <krzk+dt@kernel.org> > Cc: Markus Heidelberg <m.heidelberg@cab.de> > Cc: Rob Herring <robh@kernel.org> > Cc: Shawn Guo <shawnguo@kernel.org> > Cc: devicetree@vger.kernel.org > Cc: imx@lists.linux.dev > Cc: linux-arm-kernel@lists.infradead.org > Cc: linux-kernel@vger.kernel.org > --- > Documentation/devicetree/bindings/eeprom/at25.yaml | 1 + > 1 file changed, 1 insertion(+) > Applied, thanks! ^ permalink raw reply [flat|nested] 8+ messages in thread
end of thread, other threads:[~2025-12-29 8:49 UTC | newest] Thread overview: 8+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2025-11-18 12:13 [PATCH 1/4] dt-bindings: eeprom: at25: Add Anvo ANV32C81W Marek Vasut 2025-11-18 12:13 ` [PATCH 2/4] dt-bindings: vendor-prefixes: Document ifm electronic gmbh Marek Vasut 2025-11-20 17:15 ` Rob Herring (Arm) 2025-11-18 12:13 ` [PATCH 3/4] dt-bindings: arm: fsl: Document ifm VHIP4 EvalBoard v1 and v2 Marek Vasut 2025-11-20 17:16 ` Rob Herring (Arm) 2025-11-18 12:13 ` [PATCH 4/4] arm64: dts: imx8mn: Add " Marek Vasut 2025-12-29 8:48 ` Shawn Guo 2025-11-20 17:15 ` [PATCH 1/4] dt-bindings: eeprom: at25: Add Anvo ANV32C81W Rob Herring (Arm)
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).