From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B6CA1C07548 for ; Wed, 15 Nov 2023 12:49:55 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: Content-Transfer-Encoding:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:From:References:CC:To:Subject: MIME-Version:Date:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=6w9kpWNY82HL3yOT/JbauFD5c1Y3w1Y1qfC/weGXkug=; b=CmjHiD7Xe5vzng IsA216EsWk+4p5z9kTvgemQsB5YqJIq817otwoDizVFYInUM9uRN+wm8+AigJffDKYDIJVkRTSwJk g0NsvW+yueCttuTioJfX5sr0PfoYIxlBvNp0gXNTitXUvwmvaBvJfOJwqMUbSYWeRTCTJESHTTdLH 34R8EYrCFCWIfzO9+/vHu2v2oSviFxNLKRKCgEDGFGeV5m7ckHoHleDiug0QWzpvLj0hayiDsA4QS MH7PfYr7+mPH7MYU0EMzMpIBYpK8uwcI2ECodhqus5950dz2+xF3RBEyejUoDH9XgSc7L9IH8mv2k PJ7VyH7xTzuMSGVQGB9A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1r3FKl-000nYt-1R; Wed, 15 Nov 2023 12:49:31 +0000 Received: from mx0b-0031df01.pphosted.com ([205.220.180.131]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1r3FKi-000nXk-0G for linux-arm-kernel@lists.infradead.org; Wed, 15 Nov 2023 12:49:30 +0000 Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3AFCa9Rc007672; Wed, 15 Nov 2023 12:49:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=message-id : date : mime-version : subject : to : cc : references : from : in-reply-to : content-type : content-transfer-encoding; s=qcppdkim1; bh=oVgUC78lGNhnz5wLW6XxVR+72j5BCUeIKsqTdGyWhKs=; b=fXosxlIrgk+O64OWaY372x7KCnfpbjPtSYrfGt6Dn1QkswkVQAw9KCvxtaDY+62GfxeF gGWqexgFkWgla1eokCJpaS25I7OFsBmTFJQRUrB1O9AKqH3CuYmkbml1KdxIpV5/lY5r /IHf5/eEidu5RsvstZX+unuxMJo04EzSeJxqLTt8gP6fAMUUaCS4sn1VyHnkkeAz62aQ s3cBpub3nFsjzno1she0Q/J9hOzFpkNaKlfmBXKlL2ZfbnHpZrFMTK0LPe/r2Cz2acMf QL1+WDtepC+dk4DFjSItN1iz8QqoTKxFX/Tc9prufow64sEcPwF7BXbLOYFDhbhtWu9X VQ== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3ucu27rh8x-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 15 Nov 2023 12:49:17 +0000 Received: from nasanex01c.na.qualcomm.com (nasanex01c.na.qualcomm.com [10.45.79.139]) by NASANPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3AFCnGPL010748 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 15 Nov 2023 12:49:16 GMT Received: from [10.214.227.50] (10.80.80.8) by nasanex01c.na.qualcomm.com (10.45.79.139) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.39; Wed, 15 Nov 2023 04:49:11 -0800 Message-ID: Date: Wed, 15 Nov 2023 18:19:08 +0530 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 2/3] iommu/arm-smmu: add ACTLR data and support for SM8550 Content-Language: en-US To: Dmitry Baryshkov CC: , , , , , , , , , , , References: <20231114135654.30475-1-quic_bibekkum@quicinc.com> <20231114135654.30475-3-quic_bibekkum@quicinc.com> <7edad996-f148-42d5-8e72-0334d3b9101f@quicinc.com> From: Bibek Kumar Patro In-Reply-To: X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01c.na.qualcomm.com (10.45.79.139) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: SJDJ3cVncTNe_IK_Hci-gviojGwZX3cW X-Proofpoint-ORIG-GUID: SJDJ3cVncTNe_IK_Hci-gviojGwZX3cW X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.987,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-11-15_11,2023-11-15_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 malwarescore=0 phishscore=0 impostorscore=0 bulkscore=0 adultscore=0 priorityscore=1501 clxscore=1015 lowpriorityscore=0 suspectscore=0 spamscore=0 mlxlogscore=999 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2311060000 definitions=main-2311150098 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20231115_044928_247625_ED19CF9A X-CRM114-Status: GOOD ( 25.08 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="us-ascii"; Format="flowed" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 11/15/2023 4:15 PM, Dmitry Baryshkov wrote: > On Wed, 15 Nov 2023 at 11:51, Bibek Kumar Patro > wrote: >> >> >> >> On 11/15/2023 3:08 PM, Dmitry Baryshkov wrote: >>> On Wed, 15 Nov 2023 at 11:22, Bibek Kumar Patro >>> wrote: >>>> >>>> >>>> >>>> On 11/14/2023 7:42 PM, Dmitry Baryshkov wrote: >>>>> On Tue, 14 Nov 2023 at 15:57, Bibek Kumar Patro >>>>> wrote: >>>>>> >>>>>> Add ACTLR data table for SM8550 along with support for >>>>>> same including SM8550 specific implementation operations. >>>>>> >>>>>> Signed-off-by: Bibek Kumar Patro >>>>>> --- >>>>>> drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c | 92 +++++++++++++++++++++- >>>>>> 1 file changed, 88 insertions(+), 4 deletions(-) >>>>>> >>>>>> diff --git a/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c b/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c >>>>>> index 578c662c7c30..0eaf6f2a2e49 100644 >>>>>> --- a/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c >>>>>> +++ b/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c >>>>>> @@ -25,6 +25,70 @@ struct actlr_data { >>>>>> u32 actlr; >>>>>> }; >>>>>> >>>>>> +#define PRE_FETCH_1 0 >>>>>> +#define PRE_FETCH_2 BIT(8) >>>>>> +#define PRE_FETCH_3 (BIT(9) | BIT(8)) >>>>> >>>>> What is the difference between PRE_FETCH_3 and PRE_FETCH_2? And >>>>> PRE_FETCH_1? Are these real numbers that refer to some amount / count >>>>> or just dummy names? >>>>> >>>> >>>> No,these are not real numbers, but prefetch settings for a particular >>>> perfect configuration. >>> >>> Then I'd ask for some better names or descriptions. >>> >> >> Noted, PREFETCH_SETTING_n / PREFETCH_OPTION_n sounds like a better name >> in the following case. Would it be okay to use this name instead? > > Not really. > Any suggestion you have in mind, if not this nomenclature? >> >>>> >>>>>> +#define CPRE BIT(1) /* Enable context caching in the prefetch buffer */ >>>>>> +#define CMTLB BIT(0) /* Enable context caching in the macro TLB */ >>>>>> + >>>>>> +static const struct actlr_data sm8550_apps_actlr_data[] = { >>>>>> + { 0x18a0, 0x0000, PRE_FETCH_2 | CPRE | CMTLB }, >>>>>> + { 0x18e0, 0x0000, PRE_FETCH_2 | CPRE | CMTLB }, >>>>>> + { 0x0800, 0x0020, PRE_FETCH_1 | CMTLB }, >>>>>> + { 0x1800, 0x00c0, PRE_FETCH_1 | CMTLB }, >>>>>> + { 0x1820, 0x0000, PRE_FETCH_1 | CMTLB }, >>>>>> + { 0x1860, 0x0000, PRE_FETCH_1 | CMTLB }, >>>>>> + { 0x0c01, 0x0020, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x0c02, 0x0020, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x0c03, 0x0020, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x0c04, 0x0020, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x0c05, 0x0020, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x0c06, 0x0020, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x0c07, 0x0020, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x0c08, 0x0020, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x0c09, 0x0020, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x0c0c, 0x0020, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x0c0d, 0x0020, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x0c0e, 0x0020, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x0c0f, 0x0020, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x1961, 0x0000, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x1962, 0x0000, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x1963, 0x0000, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x1964, 0x0000, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x1965, 0x0000, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x1966, 0x0000, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x1967, 0x0000, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x1968, 0x0000, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x1969, 0x0000, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x196c, 0x0000, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x196d, 0x0000, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x196e, 0x0000, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x196f, 0x0000, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x19c1, 0x0010, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x19c2, 0x0010, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x19c3, 0x0010, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x19c4, 0x0010, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x19c5, 0x0010, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x19c6, 0x0010, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x19c7, 0x0010, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x19c8, 0x0010, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x19c9, 0x0010, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x19cc, 0x0010, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x19cd, 0x0010, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x19ce, 0x0010, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x19cf, 0x0010, PRE_FETCH_3 | CPRE | CMTLB }, >>>>>> + { 0x1c00, 0x0002, PRE_FETCH_2 | CPRE | CMTLB }, >>>>>> + { 0x1c01, 0x0000, PRE_FETCH_1 | CMTLB }, >>>>>> + { 0x1920, 0x0000, PRE_FETCH_2 | CPRE | CMTLB }, >>>>>> + { 0x1923, 0x0000, PRE_FETCH_2 | CPRE | CMTLB }, >>>>>> + { 0x1924, 0x0000, PRE_FETCH_2 | CPRE | CMTLB }, >>>>>> + { 0x1940, 0x0000, PRE_FETCH_2 | CPRE | CMTLB }, >>>>>> + { 0x1941, 0x0004, PRE_FETCH_2 | CPRE | CMTLB }, >>>>>> + { 0x1943, 0x0000, PRE_FETCH_2 | CPRE | CMTLB }, >>>>>> + { 0x1944, 0x0000, PRE_FETCH_2 | CPRE | CMTLB }, >>>>>> + { 0x1947, 0x0000, PRE_FETCH_2 | CPRE | CMTLB }, >>>>>> +}; >>>>>> + >>>>>> static struct qcom_smmu *to_qcom_smmu(struct arm_smmu_device *smmu) >>>>>> { >>>>>> return container_of(smmu, struct qcom_smmu, smmu); >>>>>> @@ -459,6 +523,16 @@ static const struct arm_smmu_impl sdm845_smmu_500_impl = { >>>>>> .tlb_sync = qcom_smmu_tlb_sync, >>>>>> }; >>>>>> >>>>>> + >>>>>> +static const struct arm_smmu_impl sm8550_smmu_500_impl = { >>>>>> + .init_context = qcom_smmu_init_context, >>>>>> + .cfg_probe = qcom_smmu_cfg_probe, >>>>>> + .def_domain_type = qcom_smmu_def_domain_type, >>>>>> + .reset = arm_mmu500_reset, >>>>>> + .write_s2cr = qcom_smmu_write_s2cr, >>>>>> + .tlb_sync = qcom_smmu_tlb_sync, >>>>> >>>>> What is the difference between this one and qcom_smmu_500_impl ? >>>>> >>>> >>>> Noted, will remove this and use qcom_smmu_500_impl instead. >>>> Thanks for pointing this out. >>>> Since inititally the reset ops was different to reset CPRE bit only for >>>> sm8550 SoC hence sm8550_smmu_500_impl is defined, but now default reset >>>> ops is modified to set CPRE bit for all SoCs ([PATCH v2 3/3]) so it >>>> should be fine to use qcom_smmu_500_impl as there's no difference now. >>>> >>>>>> +}; >>>>>> + >>>>>> static const struct arm_smmu_impl qcom_adreno_smmu_v2_impl = { >>>>>> .init_context = qcom_adreno_smmu_init_context, >>>>>> .def_domain_type = qcom_smmu_def_domain_type, >>>>>> @@ -522,6 +596,11 @@ static const struct qcom_smmu_config qcom_smmu_impl0_cfg = { >>>>>> .reg_offset = qcom_smmu_impl0_reg_offset, >>>>>> }; >>>>>> >>>>>> +static const struct actlr_config sm8550_actlrcfg = { >>>>>> + .adata = sm8550_apps_actlr_data, >>>>>> + .size = ARRAY_SIZE(sm8550_apps_actlr_data), >>>>>> +}; >>>>>> + >>>>>> /* >>>>>> * It is not yet possible to use MDP SMMU with the bypass quirk on the msm8996, >>>>>> * there are not enough context banks. >>>>>> @@ -545,16 +624,20 @@ static const struct qcom_smmu_match_data sdm845_smmu_500_data = { >>>>>> /* Also no debug configuration. */ >>>>>> }; >>>>>> >>>>>> + >>>>>> +static const struct qcom_smmu_match_data sm8550_smmu_500_impl0_data = { >>>>>> + .impl = &sm8550_smmu_500_impl, >>>>>> + .adreno_impl = &qcom_adreno_smmu_500_impl, >>>>>> + .cfg = &qcom_smmu_impl0_cfg, >>>>>> + .actlrcfg = &sm8550_actlrcfg, >>>>>> +}; >>>>>> + >>>>>> static const struct qcom_smmu_match_data qcom_smmu_500_impl0_data = { >>>>>> .impl = &qcom_smmu_500_impl, >>>>>> .adreno_impl = &qcom_adreno_smmu_500_impl, >>>>>> .cfg = &qcom_smmu_impl0_cfg, >>>>>> }; >>>>>> >>>>>> -/* >>>>>> - * Do not add any more qcom,SOC-smmu-500 entries to this list, unless they need >>>>>> - * special handling and can not be covered by the qcom,smmu-500 entry. >>>>>> - */ >>>>> >>>>> NAK, leave this in place. >>>>> >>>> >>>> Ack, will address this in next version. >>>> >>>>>> static const struct of_device_id __maybe_unused qcom_smmu_impl_of_match[] = { >>>>>> { .compatible = "qcom,msm8996-smmu-v2", .data = &msm8996_smmu_data }, >>>>>> { .compatible = "qcom,msm8998-smmu-v2", .data = &qcom_smmu_v2_data }, >>>>>> @@ -579,6 +662,7 @@ static const struct of_device_id __maybe_unused qcom_smmu_impl_of_match[] = { >>>>>> { .compatible = "qcom,sm8250-smmu-500", .data = &qcom_smmu_500_impl0_data }, >>>>>> { .compatible = "qcom,sm8350-smmu-500", .data = &qcom_smmu_500_impl0_data }, >>>>>> { .compatible = "qcom,sm8450-smmu-500", .data = &qcom_smmu_500_impl0_data }, >>>>>> + { .compatible = "qcom,sm8550-smmu-500", .data = &sm8550_smmu_500_impl0_data }, >>>>>> { .compatible = "qcom,smmu-500", .data = &qcom_smmu_500_impl0_data }, >>>>>> { } >>>>>> }; >>>>>> -- >>>>>> 2.17.1 >>>>>> >>>>> >>>>> >>> >>> >>> > > > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel