From: atull@opensource.altera.com (atull)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH fpga 8/9] fpga socfpga: Use the scatterlist interface
Date: Sun, 13 Nov 2016 17:19:34 -0600 [thread overview]
Message-ID: <alpine.DEB.2.10.1611131712210.2735@atull-VirtualBox> (raw)
In-Reply-To: <1478732303-13718-9-git-send-email-jgunthorpe@obsidianresearch.com>
On Wed, 9 Nov 2016, Jason Gunthorpe wrote:
> socfpga just uses the CPU to memory copy the bitstream, so there is
> no reason it needs contiguous kernel memory. Switch to use the sg
> interface.
>
> Signed-off-by: Jason Gunthorpe <jgunthorpe@obsidianresearch.com>
> ---
> drivers/fpga/socfpga.c | 56 +++++++++++++++++++++++++++++++++-----------------
> 1 file changed, 37 insertions(+), 19 deletions(-)
>
> diff --git a/drivers/fpga/socfpga.c b/drivers/fpga/socfpga.c
> index 27d2ff28132c..f3f390b2eecf 100644
> --- a/drivers/fpga/socfpga.c
> +++ b/drivers/fpga/socfpga.c
> @@ -24,6 +24,7 @@
> #include <linux/of_address.h>
> #include <linux/of_irq.h>
> #include <linux/pm.h>
> +#include <linux/scatterlist.h>
>
> /* Register offsets */
> #define SOCFPGA_FPGMGR_STAT_OFST 0x0
> @@ -408,10 +409,22 @@ static int socfpga_fpga_reset(struct fpga_manager *mgr)
> * Prepare the FPGA to receive the configuration data.
> */
> static int socfpga_fpga_ops_configure_init(struct fpga_manager *mgr, u32 flags,
> - const char *buf, size_t count)
> + struct sg_table *sgt)
> {
> struct socfpga_fpga_priv *priv = mgr->priv;
> - int ret;
> + struct scatterlist *sg;
> + int ret, i;
> +
> + /* We use the CPU to read the bitstream 32 bits at a time, and thus
> + * require alignment.
> + */
> + for_each_sg(sgt->sgl, sg, sgt->nents, i) {
> + if ((sg->offset % 4) != 0) {
> + dev_err(&mgr->dev,
> + "Invalid bitstream, chunks must be aligned\n");
> + return -EINVAL;
> + }
> + }
>
> if (flags & FPGA_MGR_PARTIAL_RECONFIG) {
> dev_err(&mgr->dev, "Partial reconfiguration not supported.\n");
> @@ -440,40 +453,45 @@ static int socfpga_fpga_ops_configure_init(struct fpga_manager *mgr, u32 flags,
> /*
> * Step 9: write data to the FPGA data register
> */
> -static int socfpga_fpga_ops_configure_write(struct fpga_manager *mgr,
> - const char *buf, size_t count)
> +static void socfpga_write_buf(struct socfpga_fpga_priv *priv, const u32 *buf,
> + size_t count)
> {
> - struct socfpga_fpga_priv *priv = mgr->priv;
> - u32 *buffer_32 = (u32 *)buf;
> size_t i = 0;
>
> - if (count <= 0)
> - return -EINVAL;
> -
> /* Write out the complete 32-bit chunks. */
> while (count >= sizeof(u32)) {
> - socfpga_fpga_data_writel(priv, buffer_32[i++]);
> + socfpga_fpga_data_writel(priv, buf[i++]);
> count -= sizeof(u32);
> }
>
> /* Write out remaining non 32-bit chunks. */
> switch (count) {
> case 3:
> - socfpga_fpga_data_writel(priv, buffer_32[i++] & 0x00ffffff);
> + socfpga_fpga_data_writel(priv, buf[i++] & 0x00ffffff);
> break;
> case 2:
> - socfpga_fpga_data_writel(priv, buffer_32[i++] & 0x0000ffff);
> + socfpga_fpga_data_writel(priv, buf[i++] & 0x0000ffff);
> break;
> case 1:
> - socfpga_fpga_data_writel(priv, buffer_32[i++] & 0x000000ff);
> - break;
> - case 0:
> + socfpga_fpga_data_writel(priv, buf[i++] & 0x000000ff);
> break;
> default:
> - /* This will never happen. */
> - return -EFAULT;
> + break;
> }
> +}
> +
> +static int socfpga_fpga_ops_configure_write(struct fpga_manager *mgr,
> + struct sg_table *sgt)
> +{
> + struct socfpga_fpga_priv *priv = mgr->priv;
> + struct sg_mapping_iter miter;
> +
> + sg_miter_start(&miter, sgt->sgl, sgt->nents, SG_MITER_FROM_SG);
> +
> + while (sg_miter_next(&miter))
> + socfpga_write_buf(priv, miter.addr, miter.length);
>
> + sg_miter_stop(&miter);
> return 0;
> }
Hi Jason,
Currently or soon we have 3 drivers that don't really use the sg
interface natively. So this workaround ends up in each of them?
That's a lot of duplicated code. Why can't this code be in the
fpga-mgr.c core for drivers that aren't using sg (to minimizing
duplication).
I will test this when I get time, may not be this week. I just
moved to a new building and lab and am in a course all week and
so forth.
Alan
>
> @@ -545,8 +563,8 @@ static enum fpga_mgr_states socfpga_fpga_ops_state(struct fpga_manager *mgr)
>
> static const struct fpga_manager_ops socfpga_fpga_ops = {
> .state = socfpga_fpga_ops_state,
> - .write_init = socfpga_fpga_ops_configure_init,
> - .write = socfpga_fpga_ops_configure_write,
> + .write_init_sg = socfpga_fpga_ops_configure_init,
> + .write_sg = socfpga_fpga_ops_configure_write,
> .write_complete = socfpga_fpga_ops_configure_complete,
> };
>
> --
> 2.1.4
>
>
next prev parent reply other threads:[~2016-11-13 23:19 UTC|newest]
Thread overview: 43+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-11-09 22:58 [PATCH fpga 0/9] Zynq FPGA Manager Improvements Jason Gunthorpe
2016-11-09 22:58 ` [PATCH fpga 1/9] fpga zynq: Add missing \n to messages Jason Gunthorpe
2016-11-15 11:05 ` Matthias Brugger
2016-11-15 18:08 ` Jason Gunthorpe
2016-11-16 18:39 ` Moritz Fischer
2016-11-16 20:17 ` Jason Gunthorpe
2016-11-16 22:28 ` atull
2016-11-16 22:43 ` Moritz Fischer
2016-11-16 23:55 ` Jason Gunthorpe
2016-11-17 11:32 ` Matthias Brugger
2016-11-09 22:58 ` [PATCH fpga 2/9] fpga zynq: Check the bitstream for validity Jason Gunthorpe
2016-11-10 0:04 ` Joshua Clayton
2016-11-10 4:58 ` Jason Gunthorpe
2016-11-09 22:58 ` [PATCH fpga 3/9] fpga zynq: Fix incorrect ISR state on bootup Jason Gunthorpe
2016-11-11 0:44 ` Moritz Fischer
2016-11-11 0:53 ` Jason Gunthorpe
2016-11-09 22:58 ` [PATCH fpga 4/9] fpga zynq: Check for errors after completing DMA Jason Gunthorpe
2016-11-17 6:10 ` Moritz Fischer
2016-11-17 18:28 ` Jason Gunthorpe
2016-11-09 22:58 ` [PATCH fpga 5/9] fpga zynq: Remove priv->dev Jason Gunthorpe
2016-11-14 15:13 ` atull
2016-11-14 17:20 ` Moritz Fischer
2016-11-14 23:04 ` Jason Gunthorpe
2016-11-17 18:00 ` Moritz Fischer
2016-11-09 22:58 ` [PATCH fpga 6/9] fpga: Add scatterlist based write ops to the driver ops Jason Gunthorpe
2016-11-09 22:58 ` [PATCH fpga 7/9] fpga zynq: Use the scatterlist interface Jason Gunthorpe
2016-11-09 22:58 ` [PATCH fpga 8/9] fpga socfpga: " Jason Gunthorpe
2016-11-13 23:19 ` atull [this message]
2016-11-14 0:18 ` Jason Gunthorpe
2016-11-14 4:02 ` atull
2016-11-15 4:35 ` Jason Gunthorpe
2016-11-15 15:47 ` atull
2016-11-16 5:20 ` Jason Gunthorpe
2016-11-16 15:45 ` atull
2016-11-16 20:23 ` Jason Gunthorpe
2016-11-17 19:54 ` atull
2016-11-17 20:35 ` atull
2016-11-09 22:58 ` [PATCH fpga 9/9] fpga: Remove support for non-sg drivers Jason Gunthorpe
2016-11-10 15:22 ` Joshua Clayton
2016-11-10 16:33 ` Jason Gunthorpe
2016-11-10 22:07 ` Joshua Clayton
2016-11-13 20:44 ` atull
2016-11-13 22:13 ` Jason Gunthorpe
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=alpine.DEB.2.10.1611131712210.2735@atull-VirtualBox \
--to=atull@opensource.altera.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox