From: tglx@linutronix.de (Thomas Gleixner)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] genirq: move mask_cache into struct irq_chip_type
Date: Wed, 6 Mar 2013 16:19:30 +0100 (CET) [thread overview]
Message-ID: <alpine.LFD.2.02.1303061518160.22263@ionos> (raw)
In-Reply-To: <20130306132944.GJ21620@kw.sim.vm.gnt>
On Wed, 6 Mar 2013, Simon Guinot wrote:
> On Tue, Mar 05, 2013 at 11:15:04AM +0100, Thomas Gleixner wrote:
> > On Mon, 4 Mar 2013, Simon Guinot wrote:
> > > On Mon, Mar 04, 2013 at 03:28:14PM +0100, Gerlando Falauto wrote:
> > >
> > > AFAIK this issue is still here. I include the current Orion maintainers
> > > in the Cc list.
> >
> > Can you please resend the patch?
>
> Hi Thomas,
>
> Do you agree with the original patch concept: moving mask_cache from
> struct irq_chip_generic into struct irq_chip_type ?
Not really. See below.
> This allows to handle the irq_chips which have separate mask registers
> for the edge and level interrupts. At the time of this patch, this was
> the only existing case.
>
> Saeed objected that the patch was not correct because this was breaking
> "hypothetic" devices with multiple irq_chip_type and a single mask
> register.
Not so hypothetic. There _are_ irq controllers out there which use the
same mask register for both level and edge type irqs.
> The other option was to provide some dedicated irq_mask handlers for the
> Orion irq chip.
I'd rather refactor the core code so it uses a pointer to the
mask_cache. The default would be to let it point to gc->mask_cache and
optionally let it point to ct->mask_cache. We'd need to store the flag
in the gc struct so we can redirect the pointer to the ct->mask_cache
in irq_setup_alt_chip().
Thanks,
tglx
next prev parent reply other threads:[~2013-03-06 15:19 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2011-07-19 19:32 plat-orion gpio regression for mixed level and edge sensitive IRQs Joey Oravec
2011-07-20 23:45 ` Simon Guinot
2011-07-22 0:49 ` [PATCH] genirq: move mask_cache into struct irq_chip_type Simon Guinot
2011-07-26 14:11 ` Simon Guinot
2011-07-26 14:35 ` saeed bishara
2011-07-26 15:39 ` Simon Guinot
2011-07-27 8:45 ` saeed bishara
2013-03-04 14:28 ` Gerlando Falauto
2013-03-04 15:44 ` Simon Guinot
2013-03-04 17:20 ` Gerlando Falauto
2013-03-05 10:15 ` Thomas Gleixner
2013-03-06 13:29 ` Simon Guinot
2013-03-06 15:19 ` Thomas Gleixner [this message]
2013-03-11 15:40 ` Simon Guinot
2013-03-11 21:08 ` Thomas Gleixner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=alpine.LFD.2.02.1303061518160.22263@ionos \
--to=tglx@linutronix.de \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).