From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 21207C44524 for ; Thu, 23 Jul 2026 07:12:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:In-Reply-To:Content-Type: MIME-Version:References:Message-ID:Subject:Cc:To:From:Date:Reply-To: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=FtxV5UvatK1WY6yk7m6XFaRIOiGNoP0NJJE+tmVdpYw=; b=H7hIRpKVMjJybQfjit3yxE40Xa tYdTaepvNrw/JxJMs+JZ8uYJLiXgHI1yDGfKIqDI3ItE/ud/SYfPAJPHL08ZpAglO8aMW2LrwtFcT RyojejN/qtD6I7KW+Fcb926xQ62uSxFCOPbiQIRcAx5vG3zGbjXfUbcbF2XJ6XNDit6yyl/luG15t uLIFSRQEw2ZHD5E+dA7q55Gru/NkU/DdqWTKZxj79sfgrICoBDgqp0EqLdwGEhEspwYLqrU9k7O+n e3+8PwCOmc21nMGczw2VgO4Vfd++VO86m1i9fxXUNfne15UnT2SrljzautFpgsuYAZRbqD0yyGtwb Krl5IMQQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1wmnbB-0000000Dbwy-0Z2h; Thu, 23 Jul 2026 07:12:05 +0000 Received: from esa9.hc1455-7.c3s2.iphmx.com ([139.138.36.223]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1wmnb7-0000000DbwI-23T0 for linux-arm-kernel@lists.infradead.org; Thu, 23 Jul 2026 07:12:03 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=fujitsu.com; i=@fujitsu.com; q=dns/txt; s=fj2; t=1784790724; x=1816326724; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=OgwyKQhwj2yrQ1N6utTVNUaILuENVpOQbCuwakLg6jc=; b=HXcIR3X6QaDgUaR2vJg33Cjhtj7PVs0ym5PcxImdfDZDWtloGTsgjE2W UD9IieC4iwj+7mc51XP+ZScENDy7Z3YlwLr03PWEn84PhXgGf9dF5RxvR 1ng6fOtRxPNycvIFa7sLyg1moVmDMU3bME2cd6t0bQGWwu7lEhDr4SdSx KDVvUOPqpomSr+0KzXUdf0LTnKRQILDXsx51YTJUg43jWBB7NWDAFXRg2 BDeDJHHvVOfsrHMcBk0xEGcoy8qwctgMdwlIegL3hY8wHpCc2HyZ74IX0 oLxKn/nElJLgKMVye1Kd/xOgJjX70T6iaRHC6emNvA5eh0Y5utdRvss4x Q==; X-CSE-ConnectionGUID: 5ZuvySgyRQyqEvmU1kHYGg== X-CSE-MsgGUID: 0PLDOHk1T7qO9Dxk2SsFZg== X-IronPort-AV: E=McAfee;i="6800,10657,11854"; a="235768519" X-IronPort-AV: E=Sophos;i="6.25,180,1779116400"; d="scan'208";a="235768519" Received: from gmgwnl01.global.fujitsu.com ([52.143.17.124]) by esa9.hc1455-7.c3s2.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 23 Jul 2026 16:12:00 +0900 Received: from az2nlsmgm3.fujitsu.com (unknown [10.150.26.205]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by gmgwnl01.global.fujitsu.com (Postfix) with ESMTPS id 2D8C01C00090 for ; Thu, 23 Jul 2026 07:11:58 +0000 (UTC) Received: from az2nlsmom3.fujitsu.com (unknown [10.150.26.199]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by az2nlsmgm3.fujitsu.com (Postfix) with ESMTPS id D5E90180415F for ; Thu, 23 Jul 2026 07:11:57 +0000 (UTC) Received: from FCCLS0092175.localdomain (unknown [10.10.80.137]) by az2nlsmom3.fujitsu.com (Postfix) with SMTP id 52A5F10001E0; Thu, 23 Jul 2026 07:11:49 +0000 (UTC) Date: Thu, 23 Jul 2026 16:11:42 +0900 From: Kohei Enju To: Steven Price Cc: kvm@vger.kernel.org, kvmarm@lists.linux.dev, Catalin Marinas , Marc Zyngier , Will Deacon , James Morse , Oliver Upton , Suzuki K Poulose , Zenghui Yu , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Joey Gouly , Alexandru Elisei , Christoffer Dall , Fuad Tabba , linux-coco@lists.linux.dev, Ganapatrao Kulkarni , Gavin Shan , Shanker Donthineni , Alper Gun , "Aneesh Kumar K . V" , Emi Kisanuki , Vishal Annapurve , WeiLin.Chang@arm.com, Lorenzo Pieralisi Subject: Re: [PATCH 1/6] firmware: arm_rmm: Add SMC definitions for calling the RMM Message-ID: References: <20260715142739.80398-1-steven.price@arm.com> <20260715142739.80398-2-steven.price@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: <20260715142739.80398-2-steven.price@arm.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260723_001202_085307_DDF59824 X-CRM114-Status: GOOD ( 25.29 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 07/15 15:27, Steven Price wrote: > The RMM (Realm Management Monitor) provides functionality that can be > accessed by SMC calls from the host. > > The SMC definitions are based on DEN0137[1] version 2.0-bet2 > > [1] https://developer.arm.com/documentation/den0137/2-0bet2/ > > Signed-off-by: Steven Price > --- > Changes since v14: > * Updated to RMM spec v2.0-bet2 but without the changes to move > metadata out of individual address range descriptors as this is > expected to be reverted in a future spec release. > Changes since v13: > * Updated to RMM spec v2.0-bet1 > Changes since v12: > * Updated to RMM spec v2.0-bet0 > Changes since v9: > * Corrected size of 'ripas_value' in struct rec_exit. The spec states > this is an 8-bit type with padding afterwards (rather than a u64). > Changes since v8: > * Added RMI_PERMITTED_GICV3_HCR_BITS to define which bits the RMM > permits to be modified. > Changes since v6: > * Renamed REC_ENTER_xxx defines to include 'FLAG' to make it obvious > these are flag values. > Changes since v5: > * Sorted the SMC #defines by value. > * Renamed SMI_RxI_CALL to SMI_RMI_CALL since the macro is only used for > RMI calls. > * Renamed REC_GIC_NUM_LRS to REC_MAX_GIC_NUM_LRS since the actual > number of available list registers could be lower. > * Provided a define for the reserved fields of FeatureRegister0. > * Fix inconsistent names for padding fields. > Changes since v4: > * Update to point to final released RMM spec. > * Minor rearrangements. > Changes since v3: > * Update to match RMM spec v1.0-rel0-rc1. > Changes since v2: > * Fix specification link. > * Rename rec_entry->rec_enter to match spec. > * Fix size of pmu_ovf_status to match spec. > --- > include/linux/arm-smccc-rmi.h | 499 ++++++++++++++++++++++++++++++++++ > 1 file changed, 499 insertions(+) > create mode 100644 include/linux/arm-smccc-rmi.h > > diff --git a/include/linux/arm-smccc-rmi.h b/include/linux/arm-smccc-rmi.h > new file mode 100644 > index 000000000000..c965e8867518 > --- /dev/null > +++ b/include/linux/arm-smccc-rmi.h > @@ -0,0 +1,499 @@ > +/* SPDX-License-Identifier: GPL-2.0 */ > +/* > + * Copyright (C) 2023-2026 ARM Ltd. > + * > + * The values and structures in this file are from the Realm Management Monitor > + * specification (DEN0137) version 2.0-bet2: > + * https://developer.arm.com/documentation/den0137/2-0bet2/ > + */ > + > +#ifndef __LINUX_ARM_SMCCC_RMI_H_ > +#define __LINUX_ARM_SMCCC_RMI_H_ > + > +#include > +#include > +#include > +#include > +#include > + > +#include > +#include > + > +#define SMC_RMI_CALL(func) \ > + ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, \ > + ARM_SMCCC_SMC_64, \ > + ARM_SMCCC_OWNER_STANDARD, \ > + (func)) > + > +#define SMC_RMI_VERSION SMC_RMI_CALL(0x0150) > + > +#define SMC_RMI_RTT_DATA_MAP_INIT SMC_RMI_CALL(0x0153) > + > +#define SMC_RMI_REALM_ACTIVATE SMC_RMI_CALL(0x0157) > +#define SMC_RMI_REALM_CREATE SMC_RMI_CALL(0x0158) > +#define SMC_RMI_REALM_DESTROY SMC_RMI_CALL(0x0159) > +#define SMC_RMI_REC_CREATE SMC_RMI_CALL(0x015a) > +#define SMC_RMI_REC_DESTROY SMC_RMI_CALL(0x015b) > +#define SMC_RMI_REC_ENTER SMC_RMI_CALL(0x015c) > +#define SMC_RMI_RTT_CREATE SMC_RMI_CALL(0x015d) > +#define SMC_RMI_RTT_DESTROY SMC_RMI_CALL(0x015e) > + > +#define SMC_RMI_RTT_READ_ENTRY SMC_RMI_CALL(0x0161) > + > +#define SMC_RMI_RTT_DEV_VALIDATE SMC_RMI_CALL(0x0163) > +#define SMC_RMI_PSCI_COMPLETE SMC_RMI_CALL(0x0164) > +#define SMC_RMI_FEATURES SMC_RMI_CALL(0x0165) > +#define SMC_RMI_RTT_FOLD SMC_RMI_CALL(0x0166) > + > +#define SMC_RMI_RTT_INIT_RIPAS SMC_RMI_CALL(0x0168) > +#define SMC_RMI_RTT_SET_RIPAS SMC_RMI_CALL(0x0169) > +#define SMC_RMI_VSMMU_CREATE SMC_RMI_CALL(0x016a) > +#define SMC_RMI_VSMMU_DESTROY SMC_RMI_CALL(0x016b) > + > +#define SMC_RMI_RMM_CONFIG_SET SMC_RMI_CALL(0x016e) > +#define SMC_RMI_PSMMU_IRQ_NOTIFY SMC_RMI_CALL(0x016f) > +#define SMC_RMI_ATTEST_PLAT_TOKEN_REFRESH SMC_RMI_CALL(0x0170) > + > +#define SMC_RMI_PDEV_ABORT SMC_RMI_CALL(0x0174) > +#define SMC_RMI_PDEV_COMMUNICATE SMC_RMI_CALL(0x0175) > +#define SMC_RMI_PDEV_CREATE SMC_RMI_CALL(0x0176) > +#define SMC_RMI_PDEV_DESTROY SMC_RMI_CALL(0x0177) > +#define SMC_RMI_PDEV_GET_STATE SMC_RMI_CALL(0x0178) > + > +#define SMC_RMI_PDEV_STREAM_KEY_REFRESH SMC_RMI_CALL(0x017a) > +#define SMC_RMI_PDEV_SET_PUBKEY SMC_RMI_CALL(0x017b) > +#define SMC_RMI_PDEV_STOP SMC_RMI_CALL(0x017c) > +#define SMC_RMI_RTT_AUX_CREATE SMC_RMI_CALL(0x017d) > +#define SMC_RMI_RTT_AUX_DESTROY SMC_RMI_CALL(0x017e) > +#define SMC_RMI_RTT_AUX_FOLD SMC_RMI_CALL(0x017f) > + > +#define SMC_RMI_VDEV_ABORT SMC_RMI_CALL(0x0185) > +#define SMC_RMI_VDEV_COMMUNICATE SMC_RMI_CALL(0x0186) > +#define SMC_RMI_VDEV_CREATE SMC_RMI_CALL(0x0187) > +#define SMC_RMI_VDEV_DESTROY SMC_RMI_CALL(0x0188) > +#define SMC_RMI_VDEV_GET_STATE SMC_RMI_CALL(0x0189) > +#define SMC_RMI_VDEV_UNLOCK SMC_RMI_CALL(0x018a) > +#define SMC_RMI_RTT_SET_S2AP SMC_RMI_CALL(0x018b) > + > +#define SMC_RMI_VDEV_GET_INTERFACE_REPORT SMC_RMI_CALL(0x01d0) > +#define SMC_RMI_VDEV_GET_MEASUREMENTS SMC_RMI_CALL(0x01d1) > +#define SMC_RMI_VDEV_LOCK SMC_RMI_CALL(0x01d2) > +#define SMC_RMI_VDEV_START SMC_RMI_CALL(0x01d3) > +#define SMC_RMI_VDEV_P2P_BIND SMC_RMI_CALL(0x01d4) > +#define SMC_RMI_VDEV_P2P_UNBIND SMC_RMI_CALL(0x01d5) > +#define SMC_RMI_VSMMU_EVENT_HANDLE SMC_RMI_CALL(0x01d6) > +#define SMC_RMI_PSMMU_ACTIVATE SMC_RMI_CALL(0x01d7) > +#define SMC_RMI_PSMMU_DEACTIVATE SMC_RMI_CALL(0x01d8) > + > +#define SMC_RMI_PSMMU_ST_L2_CREATE SMC_RMI_CALL(0x01db) > +#define SMC_RMI_PSMMU_ST_L2_DESTROY SMC_RMI_CALL(0x01dc) > +#define SMC_RMI_DPT_L0_CREATE SMC_RMI_CALL(0x01dd) > +#define SMC_RMI_DPT_L0_DESTROY SMC_RMI_CALL(0x01de) > +#define SMC_RMI_DPT_L1_CREATE SMC_RMI_CALL(0x01df) > +#define SMC_RMI_DPT_L1_DESTROY SMC_RMI_CALL(0x01e0) > +#define SMC_RMI_GRANULE_TRACKING_GET SMC_RMI_CALL(0x01e1) > + > +#define SMC_RMI_GRANULE_TRACKING_SET SMC_RMI_CALL(0x01e3) > +#define SMC_RMI_CMEM_ADD_PDEV SMC_RMI_CALL(0x01e4) > +#define SMC_RMI_CMEM_CREATE SMC_RMI_CALL(0x01e5) > +#define SMC_RMI_CMEM_DESTROY SMC_RMI_CALL(0x01e6) > +#define SMC_RMI_CMEM_POPULATE SMC_RMI_CALL(0x01e7) > +#define SMC_RMI_CMEM_REMOVE_PDEV SMC_RMI_CALL(0x01e8) > +#define SMC_RMI_CMEM_START SMC_RMI_CALL(0x01e9) > +#define SMC_RMI_CMEM_STOP SMC_RMI_CALL(0x01ea) > +#define SMC_RMI_CMEM_UNPOPULATE SMC_RMI_CALL(0x01eb) > +#define SMC_RMI_RMM_CONFIG_GET SMC_RMI_CALL(0x01ec) > +#define SMC_RMI_PDEV_MEC_REFRESH SMC_RMI_CALL(0x01ed) > +#define SMC_RMI_RMM_STATE_GET SMC_RMI_CALL(0x01ee) > + > +#define SMC_RMI_PSMMU_EVENT_CONSUME SMC_RMI_CALL(0x01f0) > +#define SMC_RMI_GRANULE_RANGE_DELEGATE SMC_RMI_CALL(0x01f1) > +#define SMC_RMI_GRANULE_RANGE_UNDELEGATE SMC_RMI_CALL(0x01f2) > +#define SMC_RMI_GPT_L1_CREATE SMC_RMI_CALL(0x01f3) > +#define SMC_RMI_GPT_L1_DESTROY SMC_RMI_CALL(0x01f4) > +#define SMC_RMI_RTT_DATA_MAP SMC_RMI_CALL(0x01f5) > +#define SMC_RMI_RTT_DATA_UNMAP SMC_RMI_CALL(0x01f6) > +#define SMC_RMI_RTT_DEV_MAP SMC_RMI_CALL(0x01f7) > +#define SMC_RMI_RTT_DEV_UNMAP SMC_RMI_CALL(0x01f8) > +#define SMC_RMI_RTT_ARCH_DEV_MAP SMC_RMI_CALL(0x01f9) > +#define SMC_RMI_RTT_ARCH_DEV_UNMAP SMC_RMI_CALL(0x01fa) > +#define SMC_RMI_RTT_UNPROT_MAP SMC_RMI_CALL(0x01fb) > +#define SMC_RMI_RTT_UNPROT_UNMAP SMC_RMI_CALL(0x01fc) > +#define SMC_RMI_RTT_AUX_PROT_MAP SMC_RMI_CALL(0x01fd) > +#define SMC_RMI_RTT_AUX_PROT_UNMAP SMC_RMI_CALL(0x01fe) > +#define SMC_RMI_RTT_AUX_UNPROT_MAP SMC_RMI_CALL(0x01ff) > +#define SMC_RMI_RTT_AUX_UNPROT_UNMAP SMC_RMI_CALL(0x0200) > +#define SMC_RMI_REALM_TERMINATE SMC_RMI_CALL(0x0201) > +#define SMC_RMI_RMM_ACTIVATE SMC_RMI_CALL(0x0202) > +#define SMC_RMI_OP_CONTINUE SMC_RMI_CALL(0x0203) > +#define SMC_RMI_PDEV_STREAM_CONNECT SMC_RMI_CALL(0x0204) > +#define SMC_RMI_PDEV_STREAM_DISCONNECT SMC_RMI_CALL(0x0205) > +#define SMC_RMI_PDEV_STREAM_COMPLETE SMC_RMI_CALL(0x0206) > +#define SMC_RMI_PDEV_STREAM_KEY_PURGE SMC_RMI_CALL(0x0207) > +#define SMC_RMI_OP_MEM_DONATE SMC_RMI_CALL(0x0208) > +#define SMC_RMI_OP_MEM_RECLAIM SMC_RMI_CALL(0x0209) > +#define SMC_RMI_OP_CANCEL SMC_RMI_CALL(0x020a) > +#define SMC_RMI_VSMMU_FEATURES SMC_RMI_CALL(0x020b) > +#define SMC_RMI_VSMMU_CMD_GET SMC_RMI_CALL(0x020c) > +#define SMC_RMI_VSMMU_CMD_COMPLETE SMC_RMI_CALL(0x020d) > +#define SMC_RMI_PSMMU_INFO SMC_RMI_CALL(0x020e) > + > +#define RMI_ABI_MAJOR_VERSION 2 > +#define RMI_ABI_MINOR_VERSION 0 > + > +#define RMI_ABI_VERSION_GET_MAJOR(version) ((version) >> 16) > +#define RMI_ABI_VERSION_GET_MINOR(version) ((version) & 0xFFFF) > +#define RMI_ABI_VERSION(major, minor) (((major) << 16) | (minor)) > + > +#define RMI_RETURN_STATUS_MASK (0xFFUL) > +#define RMI_RETURN_INDEX_MASK (0xFFUL << 8) > +#define RMI_RETURN_MEMREQ_MASK (0x3UL << 8) > +#define RMI_RETURN_CAN_CANCEL_MASK (0x1UL << 10) > + > +#define RMI_RETURN_STATUS(ret) FIELD_GET(RMI_RETURN_STATUS_MASK, ret) > +#define RMI_RETURN_INDEX(ret) FIELD_GET(RMI_RETURN_INDEX_MASK, ret) > +#define RMI_RETURN_MEMREQ(ret) FIELD_GET(RMI_RETURN_MEMREQ_MASK, ret) > +#define RMI_RETURN_CAN_CANCEL(ret) FIELD_GET(RMI_RETURN_CAN_CANCEL_MASK, ret) > + > +#define RMI_SUCCESS 0 > +#define RMI_ERROR_INPUT 1 > +#define RMI_ERROR_REALM 2 > +#define RMI_ERROR_REC 3 > +#define RMI_ERROR_RTT 4 > +#define RMI_ERROR_NOT_SUPPORTED 5 > +#define RMI_ERROR_DEVICE 6 > +#define RMI_ERROR_RTT_AUX 7 > +#define RMI_ERROR_PSMMU_ST 8 > +#define RMI_ERROR_DPT 9 > +#define RMI_BUSY 10 > +#define RMI_ERROR_GLOBAL 11 > +#define RMI_ERROR_TRACKING 12 > +#define RMI_INCOMPLETE 13 > +#define RMI_BLOCKED 14 > +#define RMI_ERROR_GPT 15 > +#define RMI_ERROR_GRANULE 16 > + > +#define RMI_CONTINUE_KEEP_GOING 0 > +#define RMI_CONTINUE_STOP 1 > + > +#define RMI_OP_MEM_REQ_NONE 0 > +#define RMI_OP_MEM_REQ_DONATE 1 > +#define RMI_OP_MEM_REQ_RECLAIM 2 > + > +#define RMI_DONATE_SIZE_MASK 3UL > +#define RMI_DONATE_COUNT_MASK GENMASK(15, 2) > +#define RMI_DONATE_CONTIG_MASK BIT(16) > +#define RMI_DONATE_STATE_MASK BIT(17) > + > +#define RMI_DONATE_SIZE(req) FIELD_GET(RMI_DONATE_SIZE_MASK, req) > +#define RMI_DONATE_COUNT(req) FIELD_GET(RMI_DONATE_COUNT_MASK, req) > +#define RMI_DONATE_CONTIG(req) FIELD_GET(RMI_DONATE_CONTIG_MASK, req) > +#define RMI_DONATE_STATE(req) FIELD_GET(RMI_DONATE_STATE_MASK, req) > + > +#define RMI_OP_MEM_DELEGATED 0 > +#define RMI_OP_MEM_UNDELEGATED 1 > + > +#define RMI_ADDR_TYPE_NONE 0 > +#define RMI_ADDR_TYPE_SINGLE 1 > +#define RMI_ADDR_TYPE_LIST 2 > + > +#define RMI_ADDR_RANGE_SIZE_MASK GENMASK(1, 0) > +#define RMI_ADDR_RANGE_COUNT_MASK GENMASK(PAGE_SHIFT - 1, 2) > +#define RMI_ADDR_RANGE_ADDR_MASK (PAGE_MASK & GENMASK(51, 0)) > +#define RMI_ADDR_RANGE_STATE_MASK BIT(63) > + > +#define RMI_ADDR_RANGE_SIZE(ar) (FIELD_GET(RMI_ADDR_RANGE_SIZE_MASK, \ > + (ar))) > +#define RMI_ADDR_RANGE_COUNT(ar) (FIELD_GET(RMI_ADDR_RANGE_COUNT_MASK, \ > + (ar))) > +#define RMI_ADDR_RANGE_ADDR(ar) ((ar) & RMI_ADDR_RANGE_ADDR_MASK) > +#define RMI_ADDR_RANGE_STATE(ar) (FIELD_GET(RMI_ADDR_RANGE_STATE_MASK, \ > + (ar))) > + > +enum rmi_ripas { > + RMI_EMPTY = 0, > + RMI_RAM = 1, > + RMI_DESTROYED = 2, > + RMI_DEV = 3, > +}; > + > +#define RMI_NO_MEASURE_CONTENT 0 > +#define RMI_MEASURE_CONTENT 1 > + > +#define RMI_FEATURE_REGISTER_0_S2SZ GENMASK(7, 0) > +#define RMI_FEATURE_REGISTER_0_LPA2 BIT(8) > +#define RMI_FEATURE_REGISTER_0_SVE BIT(9) > +#define RMI_FEATURE_REGISTER_0_SVE_VL GENMASK(13, 10) > +#define RMI_FEATURE_REGISTER_0_NUM_BPS GENMASK(19, 14) > +#define RMI_FEATURE_REGISTER_0_NUM_WPS GENMASK(25, 20) > +#define RMI_FEATURE_REGISTER_0_PMU BIT(26) > +#define RMI_FEATURE_REGISTER_0_PMU_NUM_CTRS GENMASK(31, 27) > + > +#define RMI_FEATURE_REGISTER_1_RMI_GRAN_SZ_4KB BIT(0) > +#define RMI_FEATURE_REGISTER_1_RMI_GRAN_SZ_16KB BIT(1) > +#define RMI_FEATURE_REGISTER_1_RMI_GRAN_SZ_64KB BIT(2) > +#define RMI_FEATURE_REGISTER_1_HASH_SHA_256 BIT(3) > +#define RMI_FEATURE_REGISTER_1_HASH_SHA_384 BIT(4) > +#define RMI_FEATURE_REGISTER_1_HASH_SHA_512 BIT(5) > +#define RMI_FEATURE_REGISTER_1_MAX_RECS_ORDER GENMASK(9, 6) > +#define RMI_FEATURE_REGISTER_1_L0GPTSZ GENMASK(13, 10) > +#define RMI_FEATURE_REGISTER_1_PPS GENMASK(16, 14) > + > +#define RMI_FEATURE_REGISTER_2_DA BIT(0) > +#define RMI_FEATURE_REGISTER_2_DA_COH BIT(1) > +#define RMI_FEATURE_REGISTER_2_VSMMU BIT(2) > +#define RMI_FEATURE_REGISTER_2_ATS BIT(3) > +#define RMI_FEATURE_REGISTER_2_MAX_VDEVS_ORDER GENMASK(7, 4) > +#define RMI_FEATURE_REGISTER_2_VDEV_KROU BIT(8) > +#define RMI_FEATURE_REGISTER_2_NON_TEE_STREAM BIT(9) > +#define RMI_FEATURE_REGISTER_2_P2P BIT(10) > +#define RMI_FEATURE_REGISTER_2_CMEM_CXL BIT(11) > +#define RMI_FEATURE_REGISTER_2_MAX_CMEM GENMASK(19, 12) > +#define RMI_FEATURE_REGISTER_2_CMEM_TSE_REQ BIT(20) > + > +#define RMI_FEATURE_REGISTER_3_MAX_NUM_AUX_PLANES GENMASK(3, 0) > +#define RMI_FEATURE_REGISTER_3_RTT_PLANE GENMASK(5, 4) > +#define RMI_FEATURE_REGISTER_3_RTT_S2AP_INDIRECT BIT(6) > + > +#define RMI_FEATURE_REGISTER_4_MEC_COUNT GENMASK(63, 0) > + > +#define RMI_MEM_CATEGORY_CONVENTIONAL 0 > +#define RMI_MEM_CATEGORY_DEV_NCOH 1 > +#define RMI_MEM_CATEGORY_DEV_COH 2 > + > +#define RMI_TRACKING_RESERVED 0 > +#define RMI_TRACKING_NONE 1 > +#define RMI_TRACKING_FINE 2 > +#define RMI_TRACKING_COARSE 3 > + > +#define RMI_GRANULE_SIZE_4KB 0 > +#define RMI_GRANULE_SIZE_16KB 1 > +#define RMI_GRANULE_SIZE_64KB 2 > + > +/* > + * Note many of these fields are smaller than u64 but all fields have u64 > + * alignment, so use u64 to ensure correct alignment. > + */ > +struct rmm_config { > + union { /* 0x0 */ > + struct { > + u64 tracking_region_size; > + u64 rmi_granule_size; > + }; > + u8 sizer[SZ_4K]; > + }; > +}; > + > +static_assert(sizeof(struct rmm_config) == SZ_4K); > + > +#define RMI_REALM_PARAM_FLAG_LPA2 BIT(0) > +#define RMI_REALM_PARAM_FLAG_SVE BIT(1) > +#define RMI_REALM_PARAM_FLAG_PMU BIT(2) > +#define RMI_REALM_PARAM_FLAG_DA BIT(3) > +#define RMI_REALM_PARAM_FLAG_LFA_POLICY GENMASK(6, 5) > +#define RMI_REALM_PARAM_FLAG_MEC_POLICY GENMASK(8, 7) > + > +#define RMI_HASH_SHA_256 0 > +#define RMI_HASH_SHA_512 1 > +#define RMI_HASH_SHA_384 2 > + > +struct realm_params { > + union { /* 0x0 */ > + struct { > + u64 flags0; > + u64 s2sz; > + u64 sve_vl; > + u64 num_bps; > + u64 num_wps; > + u64 pmu_num_ctrs; > + u64 hash_algo; > + u64 num_aux_planes; > + }; > + u8 padding0[0x400]; > + }; > + union { /* 0x400 */ > + struct { > + u8 rpv[64]; > + u64 ats_plane; > + }; > + u8 padding1[0x400]; > + }; > + union { /* 0x800 */ > + struct { > + u64 padding; > + u64 rtt_base; > + s64 rtt_level_start; > + u64 rtt_num_start; > + u64 flags1; > + u64 aux_rtt_base[3]; > + }; > + u8 padding2[0x800]; > + }; > +}; > + > +static_assert(sizeof(struct realm_params) == SZ_4K); > + > +/* > + * The number of GPRs (starting from X0) that are > + * configured by the host when a REC is created. > + */ > +#define REC_CREATE_NR_GPRS 8 > + > +#define REC_PARAMS_FLAG_RUNNABLE BIT_ULL(0) > + > +struct rec_params { > + union { /* 0x0 */ > + u64 flags; > + u8 padding0[0x100]; > + }; > + union { /* 0x100 */ > + u64 mpidr; > + u8 padding1[0x100]; > + }; > + union { /* 0x200 */ > + u64 pc; > + u8 padding2[0x100]; > + }; > + union { /* 0x300 */ > + u64 gprs[REC_CREATE_NR_GPRS]; > + u8 padding3[0xd00]; > + }; > +}; > + > +static_assert(sizeof(struct rec_params) == SZ_4K); > + > +#define REC_ENTER_FLAG_EMULATED_MMIO BIT(0) > +#define REC_ENTER_FLAG_INJECT_SEA BIT(1) > +#define REC_ENTER_FLAG_TRAP_WFI BIT(2) > +#define REC_ENTER_FLAG_TRAP_WFE BIT(3) > +#define REC_ENTER_FLAG_RIPAS_RESPONSE BIT(4) > +#define REC_ENTER_FLAG_S2AP_RESPONSE BIT(5) > +#define REC_ENTER_FLAG_DEV_MEM_RESPONSE BIT(6) > +#define REC_ENTER_FLAG_FORCE_P0 BIT(7) > + > +#define REC_RUN_GPRS 31 > +#define REC_MAX_GIC_NUM_LRS 16 > + > +#define RMI_PERMITTED_GICV3_HCR_BITS (ICH_HCR_EL2_UIE | \ > + ICH_HCR_EL2_LRENPIE | \ > + ICH_HCR_EL2_NPIE | \ > + ICH_HCR_EL2_VGrp0EIE | \ > + ICH_HCR_EL2_VGrp0DIE | \ > + ICH_HCR_EL2_VGrp1EIE | \ > + ICH_HCR_EL2_VGrp1DIE | \ > + ICH_HCR_EL2_TDIR) nit: Is this a leftover from the RMM v1.0 support? It's unused now, and I don't think it'll be needed with the RMM v2.0 interface. > + > +struct rec_enter { > + union { /* 0x000 */ > + u64 flags; > + u8 padding0[0x200]; > + }; > + union { /* 0x200 */ > + u64 gprs[REC_RUN_GPRS]; > + u8 padding1[0x100]; > + }; > + u8 padding3[0x500]; > +}; > + > +static_assert(sizeof(struct rec_enter) == SZ_2K); > + > +#define RMI_EXIT_SYNC 0x00 > +#define RMI_EXIT_IRQ 0x01 > +#define RMI_EXIT_FIQ 0x02 > +#define RMI_EXIT_PSCI 0x03 > +#define RMI_EXIT_RIPAS_CHANGE 0x04 > +#define RMI_EXIT_HOST_CALL 0x05 > +#define RMI_EXIT_SERROR 0x06 > +#define RMI_EXIT_S2AP_CHANGE 0x07 > +#define RMI_EXIT_VDEV_VALIDATE_MAPPING 0x08 > +#define RMI_EXIT_VSMMU_COMMAND 0x0a > +#define RMI_EXIT_VDEV_P2P_BINDING 0x0b > + > +struct rec_exit { > + union { /* 0x000 */ > + u8 exit_reason; > + u8 padding0[0x100]; > + }; > + union { /* 0x100 */ > + struct { > + u64 esr; > + u64 far; > + u64 hpfar; > + u64 rtt_tree; > + }; > + u8 padding1[0x100]; > + }; > + union { /* 0x200 */ > + u64 gprs[REC_RUN_GPRS]; > + u8 padding2[0x100]; > + }; > + union { /* 0x300 */ > + u8 padding3[0x100]; > + }; > + union { /* 0x400 */ > + struct { > + u64 cntp_ctl; > + u64 cntp_cval; > + u64 cntv_ctl; > + u64 cntv_cval; > + }; > + u8 padding4[0x100]; > + }; > + union { /* 0x500 */ > + struct { > + u64 ripas_base; > + u64 ripas_top; > + u8 ripas_value; > + u8 padding8[15]; > + u64 s2ap_base; > + u64 s2ap_top; > + u64 vdev_id_1; > + u64 vdev_id_2; > + u64 dev_mem_base; > + u64 dev_mem_top; > + u64 dev_mem_pa; > + }; > + u8 padding5[0x100]; > + }; > + union { /* 0x600 */ > + struct { > + u16 imm; > + u16 padding9; > + u64 plane; > + }; > + u8 padding6[0x100]; > + }; > + union { /* 0x700 */ > + struct { > + u8 pmu_ovf_status; > + u8 padding10[15]; > + u64 vsmmu; > + }; > + u8 padding7[0x100]; > + }; > +}; > + > +static_assert(sizeof(struct rec_exit) == SZ_2K); > + > +struct rec_run { > + struct rec_enter enter; > + struct rec_exit exit; > +}; > + > +static_assert(sizeof(struct rec_run) == SZ_4K); > + > +/* RMI_RTT_UNPROT_MAP_FLAGS definitions */ > +#define RMI_RTT_UNPROT_MAP_FLAGS_OADDR_TYPE GENMASK(1, 0) > +#define RMI_RTT_UNPROT_MAP_FLAGS_LIST_COUNT GENMASK(15, 2) > +#define RMI_RTT_UNPROT_MAP_FLAGS_MEMATTR GENMASK(18, 16) > +#define RMI_RTT_UNPROT_MAP_FLAGS_S2AP GENMASK(22, 19) > + > +/* RMI_RTT_DATA_MAP_FLAGS definitions */ > +#define RMI_RTT_PROT_MAP_FLAGS_OADDR_TYPE GENMASK(1, 0) > +#define RMI_RTT_PROT_MAP_FLAGS_LIST_COUNT GENMASK(15, 2) > + > +/* S2AP Direct Encodings, used in RMI_RTT_UNPROT_MAP_FLAGS_S2AP */ > +#define RMI_S2AP_DIRECT_WRITE BIT(0) > +#define RMI_S2AP_DIRECT_READ BIT(1) > + > +#endif /* __LINUX_ARM_SMCCC_RMI_H_ */ > -- > 2.43.0 > >