From: Stephen Boyd <sboyd@kernel.org>
To: AngeloGioacchino Del Regno
<angelogioacchino.delregno@collabora.com>,
Daniel Golle <daniel@makrotopia.org>,
Matthias Brugger <matthias.bgg@gmail.com>,
Michael Turquette <mturquette@baylibre.com>,
linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org
Cc: Chen-Yu Tsai <wenst@chromium.org>,
Miles Chen <miles.chen@mediatek.com>,
Edward-JW Yang <edward-jw.yang@mediatek.com>,
Johnson Wang <johnson.wang@mediatek.com>,
Fabien Parent <fparent@baylibre.com>,
Chun-Jie Chen <chun-jie.chen@mediatek.com>,
Sam Shih <sam.shih@mediatek.com>,
Jianhui Zhao <zhaojh329@gmail.com>
Subject: Re: [PATCH v4 3/3] clk: mediatek: add MT7981 clock support
Date: Wed, 25 Jan 2023 18:23:16 -0800 [thread overview]
Message-ID: <b204674234451a9ab81e834b90244d82.sboyd@kernel.org> (raw)
In-Reply-To: <367cf74b038281d235681f6e7fd6f3f7046c962b.1674401764.git.daniel@makrotopia.org>
Quoting Daniel Golle (2023-01-22 07:44:00)
> + GATE_SGMII1(CLK_SGM1_CK1_EN, "sgm1_ck1_en", "usb_ln0", 4),
> + GATE_SGMII1(CLK_SGM1_CDR_CK1_EN, "sgm1_cdr_ck1_en", "usb_cdr", 5),
> +};
> +
> +static const struct mtk_gate_regs eth_cg_regs = {
> + .set_ofs = 0x30,
> + .clr_ofs = 0x30,
> + .sta_ofs = 0x30,
> +};
> +
> +#define GATE_ETH(_id, _name, _parent, _shift) { \
> + .id = _id, \
> + .name = _name, \
> + .parent_name = _parent, \
> + .regs = ð_cg_regs, \
> + .shift = _shift, \
> + .ops = &mtk_clk_gate_ops_no_setclr_inv, \
> + }
> +
> +static const struct mtk_gate eth_clks[] __initconst = {
> + GATE_ETH(CLK_ETH_FE_EN, "eth_fe_en", "netsys_2x", 6),
> + GATE_ETH(CLK_ETH_GP2_EN, "eth_gp2_en", "sgm_325m", 7),
> + GATE_ETH(CLK_ETH_GP1_EN, "eth_gp1_en", "sgm_325m", 8),
> + GATE_ETH(CLK_ETH_WOCPU0_EN, "eth_wocpu0_en", "netsys_wed_mcu", 15),
> +};
> +
> +static const struct mtk_clk_desc eth_desc = {
> + .clks = eth_clks,
> + .num_clks = ARRAY_SIZE(eth_clks),
> +};
> +
> +static const struct mtk_clk_desc sgmii0_desc = {
> + .clks = sgmii0_clks,
> + .num_clks = ARRAY_SIZE(sgmii0_clks),
> +};
> +
> +static const struct mtk_clk_desc sgmii1_desc = {
> + .clks = sgmii1_clks,
> + .num_clks = ARRAY_SIZE(sgmii1_clks),
> +};
> +
> +static const struct of_device_id of_match_clk_mt7981_eth[] = {
> + { .compatible = "mediatek,mt7981-ethsys", .data = ð_desc },
> + { .compatible = "mediatek,mt7981-sgmiisys_0", .data = &sgmii0_desc },
> + { .compatible = "mediatek,mt7981-sgmiisys_1", .data = &sgmii1_desc },
> + { /* sentinel */ }
> +};
Actually not applied
WARNING: DT compatible string "mediatek,mt7981-ethsys" appears un-documented -- check ./Documentation/devicetree/bindings/
#291: FILE: drivers/clk/mediatek/clk-mt7981-eth.c:103:
+ { .compatible = "mediatek,mt7981-ethsys", .data = ð_desc },
WARNING: DT compatible string "mediatek,mt7981-sgmiisys_0" appears un-documented -- check ./Documentation/devicetree/bindings/
#292: FILE: drivers/clk/mediatek/clk-mt7981-eth.c:104:
+ { .compatible = "mediatek,mt7981-sgmiisys_0", .data = &sgmii0_desc },
WARNING: DT compatible string "mediatek,mt7981-sgmiisys_1" appears un-documented -- check ./Documentation/devicetree/bindings/
#293: FILE: drivers/clk/mediatek/clk-mt7981-eth.c:105:
+ { .compatible = "mediatek,mt7981-sgmiisys_1", .data = &sgmii1_desc },
WARNING: DT compatible string "mediatek,mt7981-infracfg" appears un-documented -- check ./Documentation/devicetree/bindings/
#506: FILE: drivers/clk/mediatek/clk-mt7981-infracfg.c:195:
+ { .compatible = "mediatek,mt7981-infracfg", .data = &infracfg_desc },
Is there a binding update missing?
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2023-01-26 2:24 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-01-22 15:41 [PATCH v4 0/3] add support for clocks on MT7981 SoC Daniel Golle
2023-01-22 15:42 ` [PATCH v4 1/3] dt-bindings: clock: Add apmixedsys/topckgen compatibles for MT7981 Daniel Golle
2023-01-23 9:12 ` AngeloGioacchino Del Regno
2023-01-26 2:19 ` Stephen Boyd
2023-01-22 15:43 ` [PATCH v4 2/3] dt-bindings: clock: mediatek: add mt7981 clock IDs Daniel Golle
2023-01-23 9:12 ` AngeloGioacchino Del Regno
2023-01-26 2:19 ` Stephen Boyd
2023-01-22 15:44 ` [PATCH v4 3/3] clk: mediatek: add MT7981 clock support Daniel Golle
2023-01-23 9:14 ` AngeloGioacchino Del Regno
2023-01-26 2:19 ` Stephen Boyd
2023-01-26 2:23 ` Stephen Boyd [this message]
2023-01-26 3:21 ` Daniel Golle
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=b204674234451a9ab81e834b90244d82.sboyd@kernel.org \
--to=sboyd@kernel.org \
--cc=angelogioacchino.delregno@collabora.com \
--cc=chun-jie.chen@mediatek.com \
--cc=daniel@makrotopia.org \
--cc=edward-jw.yang@mediatek.com \
--cc=fparent@baylibre.com \
--cc=johnson.wang@mediatek.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=miles.chen@mediatek.com \
--cc=mturquette@baylibre.com \
--cc=sam.shih@mediatek.com \
--cc=wenst@chromium.org \
--cc=zhaojh329@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).