linux-arm-kernel.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
From: Jeremy Linton <jeremy.linton@arm.com>
To: Ben Horgan <ben.horgan@arm.com>, james.morse@arm.com
Cc: amitsinght@marvell.com, baisheng.gao@unisoc.com,
	baolin.wang@linux.alibaba.com, bobo.shaobowang@huawei.com,
	carl@os.amperecomputing.com, catalin.marinas@arm.com,
	dakr@kernel.org, dave.martin@arm.com, david@redhat.com,
	dfustini@baylibre.com, fenghuay@nvidia.com,
	gregkh@linuxfoundation.org, gshan@redhat.com,
	guohanjun@huawei.com, jonathan.cameron@huawei.com,
	kobak@nvidia.com, lcherian@marvell.com, lenb@kernel.org,
	linux-acpi@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org, lpieralisi@kernel.org,
	peternewman@google.com, quic_jiles@quicinc.com,
	rafael@kernel.org, robh@kernel.org, rohit.mathew@arm.com,
	scott@os.amperecomputing.com, sdonthineni@nvidia.com,
	sudeep.holla@arm.com, tan.shaopeng@fujitsu.com, will@kernel.org,
	xhao@linux.alibaba.com, reinette.chatre@intel.com,
	Shaopeng Tan <tan.shaopeng@jp.fujitsu.com>,
	Zeng Heng <zengheng4@huawei.com>
Subject: Re: [PATCH v6 05/34] ACPI / PPTT: Add a helper to fill a cpumask from a cache_id
Date: Wed, 19 Nov 2025 11:09:47 -0600	[thread overview]
Message-ID: <bb476acd-968c-4b6e-a12e-09dcc45a60b5@arm.com> (raw)
In-Reply-To: <20251119122305.302149-6-ben.horgan@arm.com>

On 11/19/25 6:22 AM, Ben Horgan wrote:
> From: James Morse <james.morse@arm.com>
> 
> MPAM identifies CPUs by the cache_id in the PPTT cache structure.
> 
> The driver needs to know which CPUs are associated with the cache.
> The CPUs may not all be online, so cacheinfo does not have the
> information.
> 
> Add a helper to pull this information out of the PPTT.

Per V5:

Reviewed-by: Jeremy Linton <jeremy.linton@arm.com>>
> CC: Rohit Mathew <Rohit.Mathew@arm.com>
> Reviewed-by: Gavin Shan <gshan@redhat.com>
> Reviewed-by: Fenghua Yu <fenghuay@nvidia.com>
> Reviewed-by: Shaopeng Tan <tan.shaopeng@jp.fujitsu.com>
> Reviewed-by: Jonathan Cameron <jonathan.cameron@huawei.com>
> Tested-by: Fenghua Yu <fenghuay@nvidia.com>
> Tested-by: Carl Worth <carl@os.amperecomputing.com>
> Tested-by: Gavin Shan <gshan@redhat.com>
> Tested-by: Zeng Heng <zengheng4@huawei.com>
> Tested-by: Shaopeng Tan <tan.shaopeng@jp.fujitsu.com>
> Tested-by: Hanjun Guo <guohanjun@huawei.com>
> Signed-off-by: James Morse <james.morse@arm.com>
> Signed-off-by: Ben Horgan <ben.horgan@arm.com>
> ---
> Changes since v4:
> Same changes as previous patch in series
> do/while
> initialisation of acpi_cpu_id
> use new version of acpi_pptt_cache_v1_full
> 
> Changes since v3:
> Equivalent changes to the previous patch:
>   Tags dropped due to rework
>   Fallout/simplification from adding acpi_pptt_cache_v1_full
>   Look for each cache type before incrementing level
> ---
>   drivers/acpi/pptt.c  | 65 ++++++++++++++++++++++++++++++++++++++++++++
>   include/linux/acpi.h |  6 ++++
>   2 files changed, 71 insertions(+)
> 
> diff --git a/drivers/acpi/pptt.c b/drivers/acpi/pptt.c
> index da49b56a1ef2..de5f8c018333 100644
> --- a/drivers/acpi/pptt.c
> +++ b/drivers/acpi/pptt.c
> @@ -998,3 +998,68 @@ int find_acpi_cache_level_from_id(u32 cache_id)
>   
>   	return -ENOENT;
>   }
> +
> +/**
> + * acpi_pptt_get_cpumask_from_cache_id() - Get the cpus associated with the
> + *					   specified cache
> + * @cache_id: The id field of the cache
> + * @cpus: Where to build the cpumask
> + *
> + * Determine which CPUs are below this cache in the PPTT. This allows the property
> + * to be found even if the CPUs are offline.
> + *
> + * The PPTT table must be rev 3 or later,
> + *
> + * Return: -ENOENT if the PPTT doesn't exist, or the cache cannot be found.
> + * Otherwise returns 0 and sets the cpus in the provided cpumask.
> + */
> +int acpi_pptt_get_cpumask_from_cache_id(u32 cache_id, cpumask_t *cpus)
> +{
> +	int cpu;
> +	struct acpi_table_header *table;
> +
> +	cpumask_clear(cpus);
> +
> +	table = acpi_get_pptt();
> +	if (!table)
> +		return -ENOENT;
> +
> +	if (table->revision < 3)
> +		return -ENOENT;
> +
> +	for_each_possible_cpu(cpu) {
> +		bool empty;
> +		int level = 1;
> +		u32 acpi_cpu_id = get_acpi_id_for_cpu(cpu);
> +		struct acpi_pptt_cache *cache;
> +		struct acpi_pptt_processor *cpu_node;
> +
> +		cpu_node = acpi_find_processor_node(table, acpi_cpu_id);
> +		if (!cpu_node)
> +			continue;
> +
> +		do {
> +			int cache_type[] = {CACHE_TYPE_INST, CACHE_TYPE_DATA, CACHE_TYPE_UNIFIED};
> +
> +			empty = true;
> +			for (int i = 0; i < ARRAY_SIZE(cache_type); i++) {
> +				struct acpi_pptt_cache_v1_full *cache_v1;
> +
> +				cache = acpi_find_cache_node(table, acpi_cpu_id, cache_type[i],
> +							     level, &cpu_node);
> +
> +				if (!cache)
> +					continue;
> +
> +				empty = false;
> +
> +				cache_v1 = upgrade_pptt_cache(cache);
> +				if (cache_v1 && cache_v1->cache_id == cache_id)
> +					cpumask_set_cpu(cpu, cpus);
> +			}
> +			level++;
> +		} while (!empty);
> +	}
> +
> +	return 0;
> +}
> diff --git a/include/linux/acpi.h b/include/linux/acpi.h
> index be074bdfd4d1..a9dbacabdf89 100644
> --- a/include/linux/acpi.h
> +++ b/include/linux/acpi.h
> @@ -1543,6 +1543,7 @@ int find_acpi_cpu_topology_package(unsigned int cpu);
>   int find_acpi_cpu_topology_hetero_id(unsigned int cpu);
>   void acpi_pptt_get_cpus_from_container(u32 acpi_cpu_id, cpumask_t *cpus);
>   int find_acpi_cache_level_from_id(u32 cache_id);
> +int acpi_pptt_get_cpumask_from_cache_id(u32 cache_id, cpumask_t *cpus);
>   #else
>   static inline int acpi_pptt_cpu_is_thread(unsigned int cpu)
>   {
> @@ -1570,6 +1571,11 @@ static inline int find_acpi_cache_level_from_id(u32 cache_id)
>   {
>   	return -ENOENT;
>   }
> +static inline int acpi_pptt_get_cpumask_from_cache_id(u32 cache_id,
> +						      cpumask_t *cpus)
> +{
> +	return -ENOENT;
> +}
>   #endif
>   
>   void acpi_arch_init(void);



  reply	other threads:[~2025-11-19 17:09 UTC|newest]

Thread overview: 49+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-11-19 12:22 [PATCH v6 00/34] arm_mpam: Add basic mpam driver Ben Horgan
2025-11-19 12:22 ` [PATCH v6 01/34] ACPI / PPTT: Add a helper to fill a cpumask from a processor container Ben Horgan
2025-11-19 17:08   ` Jeremy Linton
2025-11-19 12:22 ` [PATCH v6 02/34] ACPI / PPTT: Stop acpi_count_levels() expecting callers to clear levels Ben Horgan
2025-11-19 17:08   ` Jeremy Linton
2025-11-19 12:22 ` [PATCH v6 03/34] ACPI / PPTT: Add acpi_pptt_cache_v1_full to use pptt cache as one structure Ben Horgan
2025-11-19 17:08   ` Jeremy Linton
2025-11-19 12:22 ` [PATCH v6 04/34] ACPI / PPTT: Find cache level by cache-id Ben Horgan
2025-11-19 17:09   ` Jeremy Linton
2025-11-19 12:22 ` [PATCH v6 05/34] ACPI / PPTT: Add a helper to fill a cpumask from a cache_id Ben Horgan
2025-11-19 17:09   ` Jeremy Linton [this message]
2025-11-19 12:22 ` [PATCH v6 06/34] arm64: kconfig: Add Kconfig entry for MPAM Ben Horgan
2025-11-19 12:22 ` [PATCH v6 07/34] platform: Define platform_device_put cleanup handler Ben Horgan
2025-11-19 12:22 ` [PATCH v6 08/34] ACPI: Define acpi_put_table cleanup handler and acpi_get_table_pointer() helper Ben Horgan
2025-11-19 12:22 ` [PATCH v6 09/34] ACPI / MPAM: Parse the MPAM table Ben Horgan
2025-11-19 12:22 ` [PATCH v6 10/34] arm_mpam: Add probe/remove for mpam msc driver and kbuild boiler plate Ben Horgan
2025-11-19 12:22 ` [PATCH v6 11/34] arm_mpam: Add the class and component structures for firmware described ris Ben Horgan
2025-11-19 12:22 ` [PATCH v6 12/34] arm_mpam: Add MPAM MSC register layout definitions Ben Horgan
2025-11-19 12:22 ` [PATCH v6 13/34] arm_mpam: Add cpuhp callbacks to probe MSC hardware Ben Horgan
2025-11-19 12:22 ` [PATCH v6 14/34] arm_mpam: Probe hardware to find the supported partid/pmg values Ben Horgan
2025-11-19 12:22 ` [PATCH v6 15/34] arm_mpam: Add helpers for managing the locking around the mon_sel registers Ben Horgan
2025-11-19 12:22 ` [PATCH v6 16/34] arm_mpam: Probe the hardware features resctrl supports Ben Horgan
2025-11-19 12:22 ` [PATCH v6 17/34] arm_mpam: Merge supported features during mpam_enable() into mpam_class Ben Horgan
2025-11-19 12:22 ` [PATCH v6 18/34] arm_mpam: Reset MSC controls from cpuhp callbacks Ben Horgan
2025-11-19 12:22 ` [PATCH v6 19/34] arm_mpam: Add a helper to touch an MSC from any CPU Ben Horgan
2025-11-19 12:22 ` [PATCH v6 20/34] arm_mpam: Extend reset logic to allow devices to be reset any time Ben Horgan
2025-11-19 12:22 ` [PATCH v6 21/34] arm_mpam: Register and enable IRQs Ben Horgan
2025-11-19 12:22 ` [PATCH v6 22/34] arm_mpam: Use a static key to indicate when mpam is enabled Ben Horgan
2025-11-19 12:22 ` [PATCH v6 23/34] arm_mpam: Allow configuration to be applied and restored during cpu online Ben Horgan
2025-11-19 12:22 ` [PATCH v6 24/34] arm_mpam: Probe and reset the rest of the features Ben Horgan
2025-11-19 12:22 ` [PATCH v6 25/34] arm_mpam: Add helpers to allocate monitors Ben Horgan
2025-11-19 12:22 ` [PATCH v6 26/34] arm_mpam: Add mpam_msmon_read() to read monitor value Ben Horgan
2025-11-19 12:22 ` [PATCH v6 27/34] arm_mpam: Track bandwidth counter state for power management Ben Horgan
2025-11-19 12:22 ` [PATCH v6 28/34] arm_mpam: Consider overflow in bandwidth counter state Ben Horgan
2025-11-19 12:22 ` [PATCH v6 29/34] arm_mpam: Probe for long/lwd mbwu counters Ben Horgan
2025-11-19 12:23 ` [PATCH v6 30/34] arm_mpam: Use long MBWU counters if supported Ben Horgan
2025-11-19 12:23 ` [PATCH v6 31/34] arm_mpam: Add helper to reset saved mbwu state Ben Horgan
2025-11-19 12:23 ` [PATCH v6 32/34] arm_mpam: Add kunit test for bitmap reset Ben Horgan
2025-11-19 12:23 ` [PATCH v6 33/34] arm_mpam: Add kunit tests for props_mismatch() Ben Horgan
2025-11-19 12:23 ` [PATCH v6 34/34] MAINTAINERS: new entry for MPAM Driver Ben Horgan
2025-11-19 19:14 ` [PATCH v6 00/34] arm_mpam: Add basic mpam driver Catalin Marinas
2025-11-24 15:21 ` Punit Agrawal
2025-11-27 14:25   ` Ben Horgan
2025-12-03 11:21     ` Punit Agrawal
2025-12-03 17:34       ` James Morse
2025-12-05 13:08         ` Punit Agrawal
2025-12-05 19:11           ` Reinette Chatre
2025-12-08 17:43             ` Punit Agrawal
2025-12-08 18:21               ` Reinette Chatre

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=bb476acd-968c-4b6e-a12e-09dcc45a60b5@arm.com \
    --to=jeremy.linton@arm.com \
    --cc=amitsinght@marvell.com \
    --cc=baisheng.gao@unisoc.com \
    --cc=baolin.wang@linux.alibaba.com \
    --cc=ben.horgan@arm.com \
    --cc=bobo.shaobowang@huawei.com \
    --cc=carl@os.amperecomputing.com \
    --cc=catalin.marinas@arm.com \
    --cc=dakr@kernel.org \
    --cc=dave.martin@arm.com \
    --cc=david@redhat.com \
    --cc=dfustini@baylibre.com \
    --cc=fenghuay@nvidia.com \
    --cc=gregkh@linuxfoundation.org \
    --cc=gshan@redhat.com \
    --cc=guohanjun@huawei.com \
    --cc=james.morse@arm.com \
    --cc=jonathan.cameron@huawei.com \
    --cc=kobak@nvidia.com \
    --cc=lcherian@marvell.com \
    --cc=lenb@kernel.org \
    --cc=linux-acpi@vger.kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=lpieralisi@kernel.org \
    --cc=peternewman@google.com \
    --cc=quic_jiles@quicinc.com \
    --cc=rafael@kernel.org \
    --cc=reinette.chatre@intel.com \
    --cc=robh@kernel.org \
    --cc=rohit.mathew@arm.com \
    --cc=scott@os.amperecomputing.com \
    --cc=sdonthineni@nvidia.com \
    --cc=sudeep.holla@arm.com \
    --cc=tan.shaopeng@fujitsu.com \
    --cc=tan.shaopeng@jp.fujitsu.com \
    --cc=will@kernel.org \
    --cc=xhao@linux.alibaba.com \
    --cc=zengheng4@huawei.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).