From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id EB7F5C433FE for ; Mon, 7 Feb 2022 11:50:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: Content-Transfer-Encoding:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:From:References:CC:To:Subject: MIME-Version:Date:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=/wM0s6EAhnbC8rAmuJeYFwakwEcz+iZKzZIHgX5dJkc=; b=ghR0SG8DER7eNg CMZNjtKVj5mThEcIkiEYVatBapJanPFTJObEPbmRFpyMMngI/3qKwcC7QfKmZGgvGxOH8eosHNilP 21r67+VIS/knpam5r648yYaX7X8ohqpGBxcTgrnbx63kmp2KSggR7Jvch2uC+wVYkITneLR8nqQLf mLUrGxGoo17JouJOarly6kWl1HcjSKOAfFX9kBBZgZCYfH4oKXZumbax4XFMhJ1vDS9iDJ8mMUayk 5WK2bJD7zWa11ZwVBsHJLJDgq/O8jbLeFDTsctHUs7lBU6HyFAM9hnJD9NODSrp6C+0os7/voqh1N cIa7GQfySial9Q2dmd4g==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nH2VB-00A1hd-Nf; Mon, 07 Feb 2022 11:48:14 +0000 Received: from mx08-00178001.pphosted.com ([91.207.212.93] helo=mx07-00178001.pphosted.com) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nH2V6-00A1gY-Nu for linux-arm-kernel@lists.infradead.org; Mon, 07 Feb 2022 11:48:11 +0000 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.1.2/8.16.1.2) with ESMTP id 2179FhBL007175; Mon, 7 Feb 2022 12:47:53 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h=message-id : date : mime-version : subject : to : cc : references : from : in-reply-to : content-type : content-transfer-encoding; s=selector1; bh=i1S6Xyi98ATR6IX5EqPMjE/h0t3uqWpUnP3nkYvk97g=; b=BsNTyGecD7Pd/+EpeDvQooC4WBe4fv7CQyHkyH4EZPozqrGxRackbgmtZUB8P2ZgmBYl nJaGT4OEw2xhGxjxi0t1yvTcw186OPNt56asdIwivSPq+V1C/2eoKflG/JoUlZI6TNG2 VNnhi2mCb6qAM8BTCR5xujMXR1m6Ex5Nvyj3U7Qf73+3iC7PzdY9RucpnUJS7ykr3qKn 9QIWJmrmZHTWOJ2KaJ2Femtf9VnjRHPslmy/0FRadPqAzEfB0jao6g1NGS6FOw7VX6LY KGFlJvNpvHnCdwLaw7xLFa+etBa/PxPmNhvXg9r37qjYHtiYyH+OjMfILtlUHDeZSTlH hg== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 3e30mxrsfw-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 07 Feb 2022 12:47:53 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 5AFEF10002A; Mon, 7 Feb 2022 12:47:52 +0100 (CET) Received: from Webmail-eu.st.com (sfhdag2node2.st.com [10.75.127.5]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 4B9C0217B9C; Mon, 7 Feb 2022 12:47:52 +0100 (CET) Received: from [10.48.0.252] (10.75.127.46) by SFHDAG2NODE2.st.com (10.75.127.5) with Microsoft SMTP Server (TLS) id 15.0.1497.26; Mon, 7 Feb 2022 12:47:51 +0100 Message-ID: Date: Mon, 7 Feb 2022 12:47:51 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.5.0 Subject: Re: [PATCH 3/5] ARM: dts: stm32: Add alternate pinmux for ethernet0 pins Content-Language: en-US To: Marek Vasut , CC: , Christophe Roullier , Gabriel Fernandez , Patrice Chotard , Patrick Delaunay , Stephen Boyd , , References: <20220118202958.1840431-1-marex@denx.de> <20220118202958.1840431-3-marex@denx.de> From: Alexandre TORGUE In-Reply-To: <20220118202958.1840431-3-marex@denx.de> X-Originating-IP: [10.75.127.46] X-ClientProxiedBy: SFHDAG2NODE2.st.com (10.75.127.5) To SFHDAG2NODE2.st.com (10.75.127.5) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.816,Hydra:6.0.425,FMLib:17.11.62.513 definitions=2022-02-07_04,2022-02-07_01,2021-12-02_01 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220207_034809_597860_D52C3613 X-CRM114-Status: GOOD ( 19.24 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="us-ascii"; Format="flowed" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Marek On 1/18/22 21:29, Marek Vasut wrote: > Add another mux option for ethernet0 pins, this is used on DHCOM when > the ethernet PHY 50 MHz clock is generated by the MCO2 on PG2 pin and > then fed back via PA1 pin. > > Signed-off-by: Marek Vasut > Cc: Alexandre Torgue > Cc: Christophe Roullier > Cc: Gabriel Fernandez > Cc: Patrice Chotard > Cc: Patrick Delaunay > Cc: Stephen Boyd > Cc: linux-clk@vger.kernel.org > Cc: linux-stm32@st-md-mailman.stormreply.com > To: linux-arm-kernel@lists.infradead.org > --- > arch/arm/boot/dts/stm32mp15-pinctrl.dtsi | 34 ++++++++++++++++++++++++ > 1 file changed, 34 insertions(+) > > diff --git a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi > index 3b65130affec8..2cd2ac9beaf20 100644 > --- a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi > +++ b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi > @@ -338,6 +338,40 @@ pins1 { > }; > }; > > + ethernet0_rmii_pins_b: rmii-1 { > + pins1 { > + pinmux = , /* ETH1_RMII_TXD0 */ > + , /* ETH1_RMII_TXD1 */ > + , /* ETH1_RMII_TX_EN */ > + , /* ETH1_RMII_REF_CLK */ > + , /* ETH1_MDIO */ > + ; /* ETH1_MDC */ > + bias-disable; > + drive-push-pull; > + slew-rate = <2>; > + }; > + pins2 { > + pinmux = , /* ETH1_RMII_RXD0 */ > + , /* ETH1_RMII_RXD1 */ > + ; /* ETH1_RMII_CRS_DV */ > + bias-disable; > + }; > + }; > + > + ethernet0_rmii_sleep_pins_b: rmii-sleep-1 { > + pins1 { > + pinmux = , /* ETH1_RMII_TXD0 */ > + , /* ETH1_RMII_TXD1 */ > + , /* ETH1_RMII_TX_EN */ > + , /* ETH1_MDIO */ > + , /* ETH1_MDC */ > + , /* ETH1_RMII_RXD0 */ > + , /* ETH1_RMII_RXD1 */ > + , /* ETH1_RMII_REF_CLK */ > + ; /* ETH1_RMII_CRS_DV */ > + }; > + }; > + > fmc_pins_a: fmc-0 { > pins1 { > pinmux = , /* FMC_NOE */ Applied on stm32-next with as discussed small modifications (use xxxx_pins_c instead of xxxx_pins_b) due to conflicts with emSBC-Argon series. cheers Alex _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel