From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-4.0 required=3.0 tests=DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED,DKIM_VALID,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS, USER_AGENT_GIT autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D2681C433E0 for ; Fri, 26 Jun 2020 12:16:17 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 8725D20775 for ; Fri, 26 Jun 2020 12:16:17 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="YOiMQa3/"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gSo74f0w" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 8725D20775 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:Message-Id:Date:Subject:To:From: Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender :Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Owner; bh=ZFY9zhKXrw0liF8P8JlEgaPjxGl+MFqw23Fmb5kd73w=; b=YOiMQa3/GxQdlknJI6NNLtiqvn 7T3InO0oZWdAMpRJA84L4d6+aeOBVZv8wfjbRtCDp79y3VbnXnpkHRCj0nPYcPJ7mAGB5UiW98R2D uOtefYL1f3XfYfjDBf8+ETyhdK3D+U1zkyof2SkUBY41iLq4NNQn3J2gac2cKfexmWpzgbBvAui7m Se4GxonIKRm69Gjed4lnkgVl0IgDPzhwLVnQVMBYe8E8ZrJ3LqeRKSskhJZ2ndqCu3qHy1jHvbf7M Ny6tynbVirkmXjwE4wt3yXTOXZAFHgnRTczkRrspIIojtabMGdOZAZwjn88PqJxpxrZwg5lfoe+Jt xBt3v/uA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jonFB-0007iY-DS; Fri, 26 Jun 2020 12:14:09 +0000 Received: from mail-ej1-x641.google.com ([2a00:1450:4864:20::641]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jomne-0003AJ-4j; Fri, 26 Jun 2020 11:45:51 +0000 Received: by mail-ej1-x641.google.com with SMTP id dr13so9072126ejc.3; Fri, 26 Jun 2020 04:45:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=fuIjcnCSzV2GGU37BswH0h5xAjSoK1v2PkU8p66tEjc=; b=gSo74f0weOkI0waVjSvTiaUs1MCKDyrsP2JShWPwG3FZ9jd4KLNeASFpPO8fXRH6RL re7cblW3uNjQowDX/DY7y2eugWJoDTDCpqYCkWiJZa5Birmwd24Yb4wSbB1a3/Ay7mKS a6hrpTKSJPJFjsfo/FxAZAKK+FV0q6xmoPeyOA/PZejPpHsr3QMjGbL9DCoAHNe8GZl/ R4nD3INrLzguvDpWYhVZ1tT2MdqqwXlWmMbzOQsD5G3UmogyOxg63lOheteyLJA5fZJF vdY7PQJkmHEXXcROYz2W6linzuv7IqDANipL8Rlsdksl8SRTJPYOAJCOqzh3/CAEe2VT mI0g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=fuIjcnCSzV2GGU37BswH0h5xAjSoK1v2PkU8p66tEjc=; b=AlI0LaJ9aIWrX43fZn20BJldrjK0s+JuyeTinkf4zvVeT/YWogdMTM/cIpQAdxEoyS WudJ68MeRRfHMdaRXARXPiWiGNBBEOfkIn9yU5eivgSBmEsX+x26IyLkb6xgB00ICCKz kVeVZSho50nIsN5JMc2Q2k6yVlXx+2Qsj2JnBebDolWR9c11hymi4uNmjKsQVC71VUD0 Xkc77eSf2UajE2NFbzkaflcRlrD7lfdKndTpId/kx+p0QJF/z7CvJMhMCPaRA4VUJWqo U1YUDiypnUgEvvCp2L4cCuCmBCVT5wVH5buNVHFSPiLtCto82IGHYJNuUOmEQrX2fpul wlbg== X-Gm-Message-State: AOAM530NeqpRKXpiSZF0iuI9Q4M61LyknO3E101jQluXtg5/HU6jTHCC lD9qOY3hwvMiM0vfriH0lI2Sl2MwIM0= X-Google-Smtp-Source: ABdhPJzyS7JVPrAl/Rmmi/CF9YEEthIkkjJM0Vq0cnUVYPHSRXgq58NeTYUQXNXM4nMBtH3KLxxlFw== X-Received: by 2002:a17:906:bb0c:: with SMTP id jz12mr174776ejb.27.1593128064664; Thu, 25 Jun 2020 16:34:24 -0700 (PDT) Received: from localhost.localdomain ([188.24.137.55]) by smtp.gmail.com with ESMTPSA id u2sm13699184edq.29.2020.06.25.16.34.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Jun 2020 16:34:24 -0700 (PDT) From: Cristian Ciocaltea To: Rob Herring , =?UTF-8?q?Andreas=20F=C3=A4rber?= , Manivannan Sadhasivam Subject: [PATCH 00/10] Add CMU/RMU/DMA/MMC/I2C support for Actions Semi S500 SoCs Date: Fri, 26 Jun 2020 02:34:12 +0300 Message-Id: X-Mailer: git-send-email 2.27.0 MIME-Version: 1.0 X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, linux-actions@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org This patchset brings a series of improvements for the Actions Semi S500 SoCs family, by adding support for Clock & Reset Management Units, DMA, MMC & I2C controllers. Please note the patches contain only DTS changes, but most of them depend on previous work which is currently under review: - Add RMU and DMAC/GPIO clock support for Actions Semi S500 SoCs https://lore.kernel.org/lkml/cover.1592941257.git.cristian.ciocaltea@gmail.com/ - Add Actions Semi S500 pinctrl support https://lore.kernel.org/lkml/cover.1593112402.git.cristian.ciocaltea@gmail.com/ For the moment, I have only enabled the features tested on RoseapplePi, the SBC for which an initial support has been already submitted via: https://lore.kernel.org/lkml/cover.1592123160.git.cristian.ciocaltea@gmail.com/ Thanks, Cristi Cristian Ciocaltea (10): arm: dts: owl-s500: Add Clock Management Unit arm: dts: owl-s500: Set UART clock refs from CMU arm: dts: owl-s500: Add DMA controller arm: dts: owl-s500: Add Reset Controller support arm: dts: owl-s500: Add pinctrl node arm: dts: owl-s500: Add MMC nodes arm: dts: owl-s500: Add I2C nodes arm: dts: owl-s500-roseapplepi: Use UART clock from CMU arm: dts: owl-s500-roseapplepi: Add uSD support arm: dts: owl-s500-roseapplepi: Enable I2C0 arch/arm/boot/dts/owl-s500-roseapplepi.dts | 96 ++++++++++++++- arch/arm/boot/dts/owl-s500.dtsi | 130 +++++++++++++++++++++ 2 files changed, 221 insertions(+), 5 deletions(-) -- 2.27.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel