From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8C35BC433EF for ; Thu, 18 Nov 2021 20:38:29 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 575D961037 for ; Thu, 18 Nov 2021 20:38:29 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 575D961037 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=redhat.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:Date: Message-ID:From:References:Cc:To:Subject:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=XmbKNR/4SR8fLy2APBYMcEJaiojxpX3DjZ3aApv761A=; b=FTCW9Ou+D8WuE6pQEGa6VwrcYS Kzw6gE+MJ2X+9u4HpjT2qz7xJPw7avAy18n3II6bZrkAtalJaqpC6n8wR086cZWmeI96ePmpPb6ax 4MGhzoyaB9giRoF/b2Z7+KTlF7TjG3buGI40WDKLCmPgFP9W4SDmndDt/k0H6nReqI/zY+t2xxdtU WYlk+6kn3ZJlOwnaFNxtKsI5NJMvD2izgMj9l9r5qVpNydGxmQINmmkfMwuoheneuEtJ8TlAx476X 9ns6cIlV7B4e7b460LjY37b5pgyOhNSu4H8vgXOynptc+H2MnHp/HRVXYaZYP7b+JPPzcd95rjaB4 Z3g1r4cg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mno9e-008qgC-V2; Thu, 18 Nov 2021 20:37:11 +0000 Received: from us-smtp-delivery-124.mimecast.com ([170.10.129.124]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mno9a-008qe2-4H for linux-arm-kernel@lists.infradead.org; Thu, 18 Nov 2021 20:37:07 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1637267823; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=Ra4t92McpBTZ2uXPqBCtKL34fK//99tobOVsUy3yd80=; b=OPBSmUCuilT0ChAxNgRKgWJhFVYI+SBiDQivfoHdSfqoMFHE4w2g4GFuMS7dc9UC+a4XDD m+t3tIHF6TsjIdnXMgoPqWPBXGMWRWwvXPlXIPV8Evp30Gwg2aiogd4nueRt1iPkx/WIvU nr/1HRbNCF6kDoI4pm3cgH6nSiK8V+8= Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id us-mta-9-ObDq3YdRPJaMru4Wrduv2A-1; Thu, 18 Nov 2021 15:37:02 -0500 X-MC-Unique: ObDq3YdRPJaMru4Wrduv2A-1 Received: by mail-ed1-f69.google.com with SMTP id v22-20020a50a456000000b003e7cbfe3dfeso6362657edb.11 for ; Thu, 18 Nov 2021 12:37:02 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=Ra4t92McpBTZ2uXPqBCtKL34fK//99tobOVsUy3yd80=; b=X2U8b4qYJ+q1qDkIWcFgbucLZ88DSYCCgP0UGxi4tYeRoE5KuUSo6FM/X523BZ1/em Td340kXkoPVUQDRRYnfDi+6bZrE5IklBDwIsOdcLBdEQFhete6kWMtnuIxJj91MnZSU6 rphDYlzn1Fa0QU8jVIf2XP526+MJBK4sQAFmleOzgSHOgzctYHlDkg3ZYT8whpbGSiLH RMatsPPtXeY6rB+eBRVGDl2ibRC/lEpGCmU421ZDX6123yUzaHOdfgZqEcYJKmNAYX6u +QobQuHJPj28UJQ8vuOJQ68iiW8IqGown7e8QS2nE1DJ2BSzEHaJlv0bquviyFQGEINK Db7g== X-Gm-Message-State: AOAM531K5CMRdrhtuzmmqBaXBKMamVaxz9VZRTPYwjgk1j9F9TR0XWjz LpzHx/BtWnmta525pZjfuM2SoCX8zL9xWG5G7u1zf37fAcUrfGjMZZheeS5etK5ZpwGHqM9ayGq i3aHWqhhVVTXz0sCGFO8ANERLr4TcC4fO8rmEvFjei6xc9QbsTNcFdmmSHbvKpinzEiok9ZhR9b IjrXr2z4/h X-Received: by 2002:a17:906:c14f:: with SMTP id dp15mr360928ejc.283.1637267820786; Thu, 18 Nov 2021 12:37:00 -0800 (PST) X-Google-Smtp-Source: ABdhPJyL/NSGWNv9P8MPynB1AyqzLsjpXM0EeYteJUH0Q77SUsCNVHFXSLNnv5Lcz3jmj4efh/EoEQ== X-Received: by 2002:a17:906:c14f:: with SMTP id dp15mr360887ejc.283.1637267820558; Thu, 18 Nov 2021 12:37:00 -0800 (PST) Received: from ?IPv6:2a01:e0a:59e:9d80:527b:9dff:feef:3874? ([2a01:e0a:59e:9d80:527b:9dff:feef:3874]) by smtp.gmail.com with ESMTPSA id oz13sm356302ejc.65.2021.11.18.12.36.59 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 18 Nov 2021 12:37:00 -0800 (PST) Subject: Re: [RFC PATCH v3 02/29] KVM: arm64: Save ID registers' sanitized value per vCPU To: Reiji Watanabe , Marc Zyngier , kvmarm@lists.cs.columbia.edu Cc: kvm@vger.kernel.org, Will Deacon , Peter Shier , Paolo Bonzini , linux-arm-kernel@lists.infradead.org References: <20211117064359.2362060-1-reijiw@google.com> <20211117064359.2362060-3-reijiw@google.com> From: Eric Auger Message-ID: Date: Thu, 18 Nov 2021 21:36:58 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.10.1 MIME-Version: 1.0 In-Reply-To: <20211117064359.2362060-3-reijiw@google.com> Authentication-Results: relay.mimecast.com; auth=pass smtp.auth=CUSA124A263 smtp.mailfrom=eauger@redhat.com X-Mimecast-Spam-Score: 0 X-Mimecast-Originator: redhat.com Content-Language: en-US X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211118_123706_320340_69826522 X-CRM114-Status: GOOD ( 32.33 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Reiji, On 11/17/21 7:43 AM, Reiji Watanabe wrote: > Extend sys_regs[] of kvm_cpu_context for ID registers and save ID > registers' sanitized value in the array for the vCPU at the first > vCPU reset. Use the saved ones when ID registers are read by > userspace (via KVM_GET_ONE_REG) or the guest. > > Signed-off-by: Reiji Watanabe > --- > arch/arm64/include/asm/kvm_host.h | 10 +++++++ > arch/arm64/kvm/sys_regs.c | 43 +++++++++++++++++++------------ > 2 files changed, 37 insertions(+), 16 deletions(-) > > diff --git a/arch/arm64/include/asm/kvm_host.h b/arch/arm64/include/asm/kvm_host.h > index edbe2cb21947..72db73c79403 100644 > --- a/arch/arm64/include/asm/kvm_host.h > +++ b/arch/arm64/include/asm/kvm_host.h > @@ -146,6 +146,14 @@ struct kvm_vcpu_fault_info { > u64 disr_el1; /* Deferred [SError] Status Register */ > }; > > +/* > + * (Op0, Op1, CRn, CRm, Op2) of ID registers is (3, 0, 0, crm, op2), > + * where 0<=crm<8, 0<=op2<8. > + */ > +#define KVM_ARM_ID_REG_MAX_NUM 64 > +#define IDREG_IDX(id) ((sys_reg_CRm(id) << 3) | sys_reg_Op2(id)) > +#define IDREG_SYS_IDX(id) (ID_REG_BASE + IDREG_IDX(id)) > + > enum vcpu_sysreg { > __INVALID_SYSREG__, /* 0 is reserved as an invalid value */ > MPIDR_EL1, /* MultiProcessor Affinity Register */ > @@ -210,6 +218,8 @@ enum vcpu_sysreg { > CNTP_CVAL_EL0, > CNTP_CTL_EL0, > > + ID_REG_BASE, > + ID_REG_END = ID_REG_BASE + KVM_ARM_ID_REG_MAX_NUM - 1, > /* Memory Tagging Extension registers */ > RGSR_EL1, /* Random Allocation Tag Seed Register */ > GCR_EL1, /* Tag Control Register */ > diff --git a/arch/arm64/kvm/sys_regs.c b/arch/arm64/kvm/sys_regs.c > index e3ec1a44f94d..5608d3410660 100644 > --- a/arch/arm64/kvm/sys_regs.c > +++ b/arch/arm64/kvm/sys_regs.c > @@ -33,6 +33,8 @@ > > #include "trace.h" > > +static u64 __read_id_reg(const struct kvm_vcpu *vcpu, u32 id); > + > /* > * All of this file is extremely similar to the ARM coproc.c, but the > * types are different. My gut feeling is that it should be pretty > @@ -273,7 +275,7 @@ static bool trap_loregion(struct kvm_vcpu *vcpu, > struct sys_reg_params *p, > const struct sys_reg_desc *r) > { > - u64 val = read_sanitised_ftr_reg(SYS_ID_AA64MMFR1_EL1); > + u64 val = __read_id_reg(vcpu, SYS_ID_AA64MMFR1_EL1); > u32 sr = reg_to_encoding(r); > > if (!(val & (0xfUL << ID_AA64MMFR1_LOR_SHIFT))) { > @@ -1059,17 +1061,9 @@ static bool access_arch_timer(struct kvm_vcpu *vcpu, > return true; > } > > -/* Read a sanitised cpufeature ID register by sys_reg_desc */ > -static u64 read_id_reg(const struct kvm_vcpu *vcpu, > - struct sys_reg_desc const *r, bool raz) > +static u64 __read_id_reg(const struct kvm_vcpu *vcpu, u32 id) > { > - u32 id = reg_to_encoding(r); > - u64 val; > - > - if (raz) > - return 0; > - > - val = read_sanitised_ftr_reg(id); > + u64 val = __vcpu_sys_reg(vcpu, IDREG_SYS_IDX(id)); > > switch (id) { > case SYS_ID_AA64PFR0_EL1: > @@ -1119,6 +1113,14 @@ static u64 read_id_reg(const struct kvm_vcpu *vcpu, > return val; > } > > +static u64 read_id_reg(const struct kvm_vcpu *vcpu, > + struct sys_reg_desc const *r, bool raz) > +{ > + u32 id = reg_to_encoding(r); > + > + return raz ? 0 : __read_id_reg(vcpu, id); > +} > + > static unsigned int id_visibility(const struct kvm_vcpu *vcpu, > const struct sys_reg_desc *r) > { > @@ -1178,6 +1180,16 @@ static unsigned int sve_visibility(const struct kvm_vcpu *vcpu, > return REG_HIDDEN; > } > > +static void reset_id_reg(struct kvm_vcpu *vcpu, const struct sys_reg_desc *rd) > +{ > + u32 id = reg_to_encoding(rd); > + > + if (vcpu_has_reset_once(vcpu)) > + return; > + > + __vcpu_sys_reg(vcpu, IDREG_SYS_IDX(id)) = read_sanitised_ftr_reg(id); > +} > + > static int set_id_aa64pfr0_el1(struct kvm_vcpu *vcpu, > const struct sys_reg_desc *rd, > const struct kvm_one_reg *reg, void __user *uaddr) > @@ -1223,9 +1235,7 @@ static int set_id_aa64pfr0_el1(struct kvm_vcpu *vcpu, > /* > * cpufeature ID register user accessors > * > - * For now, these registers are immutable for userspace, so no values > - * are stored, and for set_id_reg() we don't allow the effective value > - * to be changed. > + * We don't allow the effective value to be changed. This change may be moved to a subsequent patch as this patch does not change the behavior yet. > */ > static int __get_id_reg(const struct kvm_vcpu *vcpu, > const struct sys_reg_desc *rd, void __user *uaddr, > @@ -1382,6 +1392,7 @@ static unsigned int mte_visibility(const struct kvm_vcpu *vcpu, > #define ID_SANITISED(name) { \ > SYS_DESC(SYS_##name), \ > .access = access_id_reg, \ > + .reset = reset_id_reg, \ > .get_user = get_id_reg, \ > .set_user = set_id_reg, \ > .visibility = id_visibility, \ > @@ -1837,8 +1848,8 @@ static bool trap_dbgdidr(struct kvm_vcpu *vcpu, > if (p->is_write) { > return ignore_write(vcpu, p); > } else { > - u64 dfr = read_sanitised_ftr_reg(SYS_ID_AA64DFR0_EL1); > - u64 pfr = read_sanitised_ftr_reg(SYS_ID_AA64PFR0_EL1); > + u64 dfr = __read_id_reg(vcpu, SYS_ID_AA64DFR0_EL1); > + u64 pfr = __read_id_reg(vcpu, SYS_ID_AA64PFR0_EL1); > u32 el3 = !!cpuid_feature_extract_unsigned_field(pfr, ID_AA64PFR0_EL3_SHIFT); > > p->regval = ((((dfr >> ID_AA64DFR0_WRPS_SHIFT) & 0xf) << 28) | > Thanks Eric _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel