From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 9E5AEC54E67 for ; Wed, 20 Mar 2024 06:28:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Content-ID:In-Reply-To: References:Message-ID:Date:Subject:CC:To:From:Reply-To:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=iOoFIbUdHf1pmGk4YAg5C/ATtBeoLhAIUjMH8yifH4U=; b=mpR0i+Sjyv+LPJ MknvEW5jc1REwF91RwtxmrIDdKjnOPTj0NtStWR+czWE66zSLwwI9C1tlv1+75kl/aa5sPRZ0P3De YKyH66Wd0gUhRlxIeHcAocyG8aEQWqB8Ec01nu2I+TRPQJEzRzSFS+4hwjVTrGZbxtwhsIiUEn6i+ ENTUU49bFWx5z1TzviedgGq4KOFDKPcl9vZ4Ek5Ayg4Iowl+5p/WmzKxOKoHJgbON8rsxfFKvM+RD Jun925/Ycgvn4cfyVDMEZ7aWfsG+GUp/ICeXpY3CWdFbw1cehRiHRiQM2DtAmYETEskqOG1TKzJFK itm+lTZ1rlGOsxDtXRgQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rmpRI-0000000FgZl-3Jv6; Wed, 20 Mar 2024 06:28:40 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rmpRE-0000000FgYB-22X3; Wed, 20 Mar 2024 06:28:39 +0000 X-UUID: 126d0422e68311eeacdb61a41848c7d2-20240319 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=MIME-Version:Content-Transfer-Encoding:Content-ID:Content-Type:In-Reply-To:References:Message-ID:Date:Subject:CC:To:From; bh=Y+mSJVb86upbBahMdSNSzKoB0F6z86vRI6IjH0wam3I=; b=E/x1RWGCn5trTXxBeZelPci+/Zn0pOWC6j9IXojAGR2wSK7zFo7PHnPv1Bf1Tu7rZVkAzfw9fdfuryZmhmcz06/ratJtGcV9jnMEicNEwacP+n8INKFb2txb7Au8RfQdeDX3ZJDrryZ5EbYtpL4kwITfJ+CUxJCV6xYH1b+7wx4=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.37,REQID:41fdf1b6-7a19-4b1a-8b4a-a55cb1140797,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:0 X-CID-META: VersionHash:6f543d0,CLOUDID:2a213685-8d4f-477b-89d2-1e3bdbef96d1,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:11|1,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0,LES :1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_ULN,TF_CID_SPAM_SNR X-UUID: 126d0422e68311eeacdb61a41848c7d2-20240319 Received: from mtkmbs13n1.mediatek.inc [(172.21.101.193)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 813807089; Tue, 19 Mar 2024 23:28:31 -0700 Received: from mtkmbs10n2.mediatek.inc (172.21.101.183) by mtkmbs13n2.mediatek.inc (172.21.101.108) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.26; Wed, 20 Mar 2024 14:28:29 +0800 Received: from APC01-PSA-obe.outbound.protection.outlook.com (172.21.101.237) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server id 15.2.1118.26 via Frontend Transport; Wed, 20 Mar 2024 14:28:29 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=IGjuD85T6yCw4ZzTGp7qBQAj64UxlfXELlnipwB111JwtyVmuRZET9tH2aX1JkDHJWvpscOP3tjKA+fiZeqL12Lc6wt+oQjU/LYEJBPro7yzrT+Bd+4YCd0bD5xJQ/vwHT2ZPkIPhl2sgwiXRDlmXTEnjwIubPwGLY8zErZxCaxFSzomG//Wmls56oFlRD/LWGUHcuaP72zuHG8fqPmigNyGxS9Hl/9zsg4LoqIzW/hw4tOcgZ/Msvt9DyUT/EWs4746jhwiflRGv2dCThVSCCcWhmsWj+13Uf7u4/qfzYAW4ILRIScha1pfO6D+hlBNxRn1mJdZpjGKfuCYEKayUQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Y+mSJVb86upbBahMdSNSzKoB0F6z86vRI6IjH0wam3I=; b=O5t1HJqLstcrwalqC2m04yAOyy0BN2gqOx6i+YLdX9z/j7rhSo6IwZ2hv9FYIj31TXccEeKvqmk5eAsP/Ive869BWZHPTreJu34SDg7K6XzjfVFE9/yZWR2bQzizkCWNu9E2w1RczIHJUffnSMEKCmjhvzj3Dym7BsQWtgb+nEHV+XeRYLn7tpyp3R0oRWvjgAFebWi8ixpqzvvr6wfDhrtvW3bIXDNs1H230dzNFPcYZJVwzDAtXTlv4MEVcA8T+mLXoRhxv3JObVBZDK1Wvmp2AzKX71Rfz1+hf5Cs5m5KEHii0guPMfa0vDgkdvWOjL8L3jwb6JCEuJIQQYxiKQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=mediatek.com; dmarc=pass action=none header.from=mediatek.com; dkim=pass header.d=mediatek.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mediateko365.onmicrosoft.com; s=selector2-mediateko365-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Y+mSJVb86upbBahMdSNSzKoB0F6z86vRI6IjH0wam3I=; b=NzJTOMpNyVkEsu2YMRK5dI8d+bK/pTMF5b4HDpBVNGwXm0eCN7lZuhTn+NcF0kvnQT8D3fw8duufup8Ltm497NZcj5IV2gxL4+49f856c4Daz+p8cSPe+oAJjV5r6CFXkjbhAAyT38266I8K6ApWBHtIZdsGNVKqNpMp/yXXR7A= Received: from TYZPR03MB6624.apcprd03.prod.outlook.com (2603:1096:400:1f4::13) by SI6PR03MB9070.apcprd03.prod.outlook.com (2603:1096:4:21f::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7386.28; Wed, 20 Mar 2024 06:28:25 +0000 Received: from TYZPR03MB6624.apcprd03.prod.outlook.com ([fe80::f3b6:91a7:e0fb:cb27]) by TYZPR03MB6624.apcprd03.prod.outlook.com ([fe80::f3b6:91a7:e0fb:cb27%7]) with mapi id 15.20.7386.025; Wed, 20 Mar 2024 06:28:25 +0000 From: =?utf-8?B?Q0sgSHUgKOiDoeS/iuWFiSk=?= To: =?utf-8?B?U2h1aWppbmcgTGkgKOadjuawtOmdmSk=?= , "chunkuang.hu@kernel.org" , =?utf-8?B?Sml0YW8gU2hpICjnn7PorrDmtpsp?= , "daniel@ffwll.ch" , "p.zabel@pengutronix.de" , "airlied@gmail.com" , "matthias.bgg@gmail.com" , "angelogioacchino.delregno@collabora.com" CC: "dri-devel@lists.freedesktop.org" , "linux-kernel@vger.kernel.org" , "linux-mediatek@lists.infradead.org" , "linux-arm-kernel@lists.infradead.org" , Project_Global_Chrome_Upstream_Group Subject: Re: [PATCH] mediatek: dsi: Correct calculation formula of PHY Timing Thread-Topic: [PATCH] mediatek: dsi: Correct calculation formula of PHY Timing Thread-Index: AQHadqqO+1utL1q/a0qcZFiB4g3hmrFAMkkA Date: Wed, 20 Mar 2024 06:28:25 +0000 Message-ID: References: <20240315072945.19502-1-shuijing.li@mediatek.com> In-Reply-To: <20240315072945.19502-1-shuijing.li@mediatek.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ms-publictraffictype: Email x-ms-traffictypediagnostic: TYZPR03MB6624:EE_|SI6PR03MB9070:EE_ x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: nOEHWBPziyVm9H3gRjK+jV8UMLxTHT2X51ET0gZQm9oVTVNzZJrvK115cFavvAhJ5pL4XrB+dm4jd5lrm+EvloPSZ4PnUUOqK3SoZAxZFjjLK6PzZW7+laZK3mDbyVKpNtSUNDNEZr+YNEF/ehKfx4x7FLoderZRHt7oY+2TRnxaKLLA4feTYNLQqgawsvamFXHfmHm0cAUIQboDZ1DyuKnDWytUw8EBXLbtVx2MyoqRsx4XbmefSaq+6MhSSI3wjqjzBpxr/WHKA7MQIdkspfRIFMf+k5BIJpt/oLNWPv1Sab2s7dwiHWZM/o4/JMrdSOmWsg6WOeXr8ke/VqNRqztulJt7GsIK24XxtQc6EaUwSuMBfmtrtyB8o0vcuIwARy/mvp/rOzLzNvm2zJtvfGhHbkwXR9+cU399MpMmmo/efa8RQaHDgF6LOkLkPh6Gq2oyUI8J4F0Bi4z+/r2L4TTTHQQw3qn0/0FgUz2aT3QeeJxcFAEOT3HnWLIcjyYbZqqM01BZAU5gyrWIML0CdhKr7DLdIGLqBwKbE6oM7bR9ZroNdjFDocHIJKZtdSJSVh17/7ZT6YWEqZusqdp3HGXNfG6kt/OVGuNSZretQKBmuQ3HaSkLO449p2vEeWN+sK1j3rISt0U8UxCOgAZ5DesoOgUeQACSADTasfPZkbE= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:TYZPR03MB6624.apcprd03.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(1800799015)(7416005)(366007)(376005);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?MVpzR0p4Q2ZsdE45ZnlObmtpV3d3SG9qRytmdi96VnlRamM2U3JmZWhKOWp3?= =?utf-8?B?eVc2STNGWVp2aXVvaFFySkpXSFppUVk0SkZ5WDFLMU84QU8xSmFCNUtUeFNC?= =?utf-8?B?dWdJV2dRMUVZS1grZmpTVVh6QXV5T3RzN245Rld2cDlBNS9XNk1oME8rVlds?= =?utf-8?B?cXNZZmYxS2xnOFZ4Z2lTNmF3K3AreWsxZ1piZWRNOW5RYlhma1p0ZVJuRzFa?= =?utf-8?B?SXFEU25zOWQ0WVpmK3lHT3NzYlJYeEo0MXNhRS8zajZLc1hJaDQvSGdLTWV3?= =?utf-8?B?bWxUa1ZCZGdvUEgxdTRRTzlXVFcxU0hiK3ArYzlPZlZYRE1DVHV5RTI5OTd2?= =?utf-8?B?cHhMc3Q3ZGl2V3pyQWVoOUwyM05KaXdCcGg2b2lMWWQrZGlsUmNlR0MwMDRq?= =?utf-8?B?bGxQWWM0NVhmYUZDSmJMdzdXQ0Uwa2dlS2dNT2dXZ0ZmcXl5YU91amlkUnVE?= =?utf-8?B?N3lRUnF6SW5FVmpxMjhRRjJleWhnRTdxeDBuTW82TjZQaWh6eXR5TG4wQXlJ?= =?utf-8?B?UmpGRWxQOTg3cmdjU2FPNDM3U05sNzZBTmpaWmwrR0lSRk9EamVjKzkxb1VD?= =?utf-8?B?OGlvcVFPc2pNOEhTSkMxUHlaTW9nWTMwQXpqdGNmUVFST0tCR2I4Rmx4RnBZ?= =?utf-8?B?dTNybWtEaUl6eG5RM3N0UjRTTGpKMnhsTjYzL1I0YlpzbU1RNWlYRUc3TFUw?= =?utf-8?B?MllmYjFObkxWZzZWbCtBNUtWRE85ZE9XRUU3VXhzVVp2VUZUQ1FvR1pFUzhl?= =?utf-8?B?TFc5amQ2ODN1eWV5T2RRMCs0Mk9ONzFRYXgyUHNBc09wZEVmV0tMRHhxUng0?= =?utf-8?B?RXBWbWJjTE96RVQ4ZWhYSi85Ny9oMGNMQ1dPRlpwOG8zKzlCdm5sSUk0bjNW?= =?utf-8?B?YytQT1pvVXdOR2djZmZwdXN5RVQ4VUlkN0FDS2VQc1ZwRTRTcytFdEhFb3Rk?= =?utf-8?B?UWtJQXNaSHpieGJoaGFQV0VPUFlIdEpBT3pueGJQYy9rb0pVM2ZqSlBDMGh4?= =?utf-8?B?c1pLUTc3OWFLUzU3RDAxUHJmd2dVMjlpZnlmOFB5RG54N09tNGNFbDJISmFC?= =?utf-8?B?Tm1udDRLSU80RDRZMmQ4L3VzekordEZoTDUrc29aUWt6Y0x3UE9ERy9sb1pZ?= =?utf-8?B?UzZMdVluQktNcThHay9zS2lGWnZBVnBKcEppS1J4UUZpRW1kV1ZqRUhXT0o0?= =?utf-8?B?Yk1QQ1k2d0FrdklFQnNTTG41YjZ6NDdwVzJPdjdwOUxicnNHMmRhbHJqMUdj?= =?utf-8?B?czNvMlhzT0tlUnRPMDNwc3BURGdCdENkZmRpKzY4bEVtWEV3b0V4aW1NV2Jr?= =?utf-8?B?eGIwUGFjTmtuWnEzOVJnQ0JqL3IrMjYxajFZeWVhdm1MMDhlYlU2TWdGdXBu?= =?utf-8?B?R1hBd1dtSlJmbDdMdmNFSE5scUVkZGJINkY3Ukx6Q2pPRTIzdFRBVUc5dFMz?= =?utf-8?B?dVUyT1Rna2dxNXFoMzB5V085ODM4WFZyWnJSUmgrbG1YNERlTUZSU0l6a2lJ?= =?utf-8?B?RGRDRlozS2RmMGdDS3BLK2puYVJEdkdmak5udFpyWVRheEl4Zm1LeWgybWpQ?= =?utf-8?B?dkFraDdIanJWelpEQzBVOEUrYUxpcnQyeTFkMGhFS1ZBdVdIM2JMU0hOS1FC?= =?utf-8?B?OWZxRHhrU3ZkaCtwK01rUDA2Rnd2djcwQlJYME1FdEhlZm05QVA0aFZGdTly?= =?utf-8?B?T0kvMW53aEg1Rml3REQ3UlVGaVJXbjhuL2hNT21uQXFyMXcyN2ZUUjEydDdS?= =?utf-8?B?TXZ6VHR0YlpaT0trcmpNbldJdk1XcHN4aGtIaGVJZmpyVUplK09SN012bUhP?= =?utf-8?B?UDFXclB4Q281MGMrRnNNQXMxSGFlWXB4bS9pSTlvUU14Vm1VV3lRN25wckdp?= =?utf-8?B?elJuSk13VW0vVUNwQncyNUlmaFRBcjRzM0hDbS9OTUd1aElpMEFxNFlEc2xH?= =?utf-8?B?L001Tm9wVzZvWTVsd2VGOUpPSDFOQUQrV09UUDluSzBnZTJXZUlyeWNJdFpw?= =?utf-8?B?S3lZWnJWV0JVZUwrbm5KTjFiK0U4NEpCOXFQMWdIYmlZd3A3NlkwWkhoZGkz?= =?utf-8?B?Ui96WFpVcUpHWjBKTVQ0NmN0bzA2QUw4VjZDZi9rMTA1dlVUdWNHaFVaVGFT?= =?utf-8?Q?WCvc2cb/15b4OCnd3d4CA7/MU?= Content-ID: <3620B601D9B8DE4E929C63702F36BC8F@apcprd03.prod.outlook.com> MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: TYZPR03MB6624.apcprd03.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 6e655441-cf35-4941-a77a-08dc48a6f28c X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Mar 2024 06:28:25.0242 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: a7687ede-7a6b-4ef6-bace-642f677fbe31 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: /z4E+Y8Bf4IhUKXVY03bJVRFja3PNyjdMa3QGn+Chm7lqeyO0x6ztt9vX4hjD1+/2/uUxtLgHrGFcIVy622bgQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SI6PR03MB9070 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240319_232836_684684_73D44714 X-CRM114-Status: GOOD ( 17.53 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi, Shuijing: On Fri, 2024-03-15 at 15:29 +0800, Shuijing Li wrote: > This patch correct calculation formula of PHY timing. > Make actual phy timing more accurate. Please define what is accurate and how much this patch improve. For example, the spec define event 2 happen after event 1 and the duration between event 1 and event 2 should be from 50us to 100us. But current duration is 60us and is near the boundary. So this patch make the duration to 70us so it is near the safe range. Regards, CK > > Signed-off-by: Shuijing Li > --- > drivers/gpu/drm/mediatek/mtk_dsi.c | 33 +++++++++++++++------------- > -- > 1 file changed, 17 insertions(+), 16 deletions(-) > > diff --git a/drivers/gpu/drm/mediatek/mtk_dsi.c > b/drivers/gpu/drm/mediatek/mtk_dsi.c > index a2fdfc8ddb15..d1bd7d671880 100644 > --- a/drivers/gpu/drm/mediatek/mtk_dsi.c > +++ b/drivers/gpu/drm/mediatek/mtk_dsi.c > @@ -235,22 +235,23 @@ static void mtk_dsi_phy_timconfig(struct > mtk_dsi *dsi) > u32 data_rate_mhz = DIV_ROUND_UP(dsi->data_rate, 1000000); > struct mtk_phy_timing *timing = &dsi->phy_timing; > > - timing->lpx = (60 * data_rate_mhz / (8 * 1000)) + 1; > - timing->da_hs_prepare = (80 * data_rate_mhz + 4 * 1000) / 8000; > - timing->da_hs_zero = (170 * data_rate_mhz + 10 * 1000) / 8000 + > 1 - > - timing->da_hs_prepare; > - timing->da_hs_trail = timing->da_hs_prepare + 1; > - > - timing->ta_go = 4 * timing->lpx - 2; > - timing->ta_sure = timing->lpx + 2; > - timing->ta_get = 4 * timing->lpx; > - timing->da_hs_exit = 2 * timing->lpx + 1; > - > - timing->clk_hs_prepare = 70 * data_rate_mhz / (8 * 1000); > - timing->clk_hs_post = timing->clk_hs_prepare + 8; > - timing->clk_hs_trail = timing->clk_hs_prepare; > - timing->clk_hs_zero = timing->clk_hs_trail * 4; > - timing->clk_hs_exit = 2 * timing->clk_hs_trail; > + timing->lpx = (80 * data_rate_mhz / (8 * 1000)) + 1; > + timing->da_hs_prepare = (59 * data_rate_mhz + 4 * 1000) / 8000 > + 1; > + timing->da_hs_zero = (163 * data_rate_mhz + 11 * 1000) / 8000 + > 1 - > + timing->da_hs_prepare; > + timing->da_hs_trail = (78 * data_rate_mhz + 7 * 1000) / 8000 + > 1; > + > + timing->ta_go = 4 * timing->lpx; > + timing->ta_sure = 3 * timing->lpx / 2; > + timing->ta_get = 5 * timing->lpx; > + timing->da_hs_exit = (118 * data_rate_mhz / (8 * 1000)) + 1; > + > + timing->clk_hs_prepare = (57 * data_rate_mhz / (8 * 1000)) + 1; > + timing->clk_hs_post = (65 * data_rate_mhz + 53 * 1000) / 8000 + > 1; > + timing->clk_hs_trail = (78 * data_rate_mhz + 7 * 1000) / 8000 + > 1; > + timing->clk_hs_zero = (330 * data_rate_mhz / (8 * 1000)) + 1 - > + timing->clk_hs_prepare; > + timing->clk_hs_exit = (118 * data_rate_mhz / (8 * 1000)) + 1; > > timcon0 = timing->lpx | timing->da_hs_prepare << 8 | > timing->da_hs_zero << 16 | timing->da_hs_trail << 24; _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel