linux-arm-kernel.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
* [PATCH] ARM: dts: microchip: sama7g5: Fix RTT clock
@ 2024-08-26 16:53 Claudiu Beznea
  2024-08-31 15:29 ` claudiu beznea
  0 siblings, 1 reply; 2+ messages in thread
From: Claudiu Beznea @ 2024-08-26 16:53 UTC (permalink / raw)
  To: nicolas.ferre, alexandre.belloni, robh, krzk+dt, conor+dt,
	eugen.hristev
  Cc: linux-arm-kernel, devicetree, linux-kernel, Claudiu Beznea

According to datasheet, Chapter 34. Clock Generator, section 34.2,
Embedded characteristics, source clock for RTT is the TD_SLCK, registered
with ID 1 by the slow clock controller driver. Fix RTT clock.

Fixes: 7540629e2fc7 ("ARM: dts: at91: add sama7g5 SoC DT and sama7g5-ek")
Signed-off-by: Claudiu Beznea <claudiu.beznea@tuxon.dev>
---
 arch/arm/boot/dts/microchip/sama7g5.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/microchip/sama7g5.dtsi b/arch/arm/boot/dts/microchip/sama7g5.dtsi
index 75778be126a3..17bcdcf0cf4a 100644
--- a/arch/arm/boot/dts/microchip/sama7g5.dtsi
+++ b/arch/arm/boot/dts/microchip/sama7g5.dtsi
@@ -272,7 +272,7 @@ rtt: rtc@e001d020 {
 			compatible = "microchip,sama7g5-rtt", "microchip,sam9x60-rtt", "atmel,at91sam9260-rtt";
 			reg = <0xe001d020 0x30>;
 			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&clk32k 0>;
+			clocks = <&clk32k 1>;
 		};
 
 		clk32k: clock-controller@e001d050 {
-- 
2.39.2



^ permalink raw reply related	[flat|nested] 2+ messages in thread

* Re: [PATCH] ARM: dts: microchip: sama7g5: Fix RTT clock
  2024-08-26 16:53 [PATCH] ARM: dts: microchip: sama7g5: Fix RTT clock Claudiu Beznea
@ 2024-08-31 15:29 ` claudiu beznea
  0 siblings, 0 replies; 2+ messages in thread
From: claudiu beznea @ 2024-08-31 15:29 UTC (permalink / raw)
  To: nicolas.ferre, alexandre.belloni, robh, krzk+dt, conor+dt,
	eugen.hristev
  Cc: linux-arm-kernel, devicetree, linux-kernel



On 26.08.2024 19:53, Claudiu Beznea wrote:
> According to datasheet, Chapter 34. Clock Generator, section 34.2,
> Embedded characteristics, source clock for RTT is the TD_SLCK, registered
> with ID 1 by the slow clock controller driver. Fix RTT clock.
> 
> Fixes: 7540629e2fc7 ("ARM: dts: at91: add sama7g5 SoC DT and sama7g5-ek")
> Signed-off-by: Claudiu Beznea <claudiu.beznea@tuxon.dev>

Applied to at91-dt, thanks!


^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2024-08-31 15:30 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2024-08-26 16:53 [PATCH] ARM: dts: microchip: sama7g5: Fix RTT clock Claudiu Beznea
2024-08-31 15:29 ` claudiu beznea

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).