From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 960D1C636D4 for ; Wed, 8 Feb 2023 09:08:27 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230353AbjBHJI0 (ORCPT ); Wed, 8 Feb 2023 04:08:26 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54162 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230393AbjBHJI0 (ORCPT ); Wed, 8 Feb 2023 04:08:26 -0500 Received: from mail-wm1-x335.google.com (mail-wm1-x335.google.com [IPv6:2a00:1450:4864:20::335]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C42F823C6B for ; Wed, 8 Feb 2023 01:08:23 -0800 (PST) Received: by mail-wm1-x335.google.com with SMTP id j32-20020a05600c1c2000b003dc4fd6e61dso902773wms.5 for ; Wed, 08 Feb 2023 01:08:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:in-reply-to:organization:references:cc:to :content-language:subject:reply-to:from:user-agent:mime-version:date :message-id:from:to:cc:subject:date:message-id:reply-to; bh=kg1370fRBchS4WrEOTujrg8ris+XQj/VhMGMuCTcwW8=; b=pPQG+jDQYHZ95sDMn/BcNeoc1ETpv/ZRHt41VzKrZwWvI7hBAjuNkrDzXiVbLRKKbs QXM8f4KBh/HZ3ORPNHXykrU7c/Jo3l6294t/5no1dy8N03B4KT/IS2HbstiPnx8fQbco cT+KPaRIVbz1963QZz+ySyXNwiS2edQnbDe4WrL7RU5ryGTlYMVrzTt8qKOwnSOIOiJS 2Ui68DXdPUxstsPIxnvbMRq9vWJAA7cg66/tbuRs2qpQ0mJma5FCCtaD1gM8YvxyH1uX k/hsjyeYowvvXbX613hBICmfcCU5ChtGkwOUV6ZaArv7AWzDBFpGMIL1W8ASg6MEuWdF b+Fg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:in-reply-to:organization:references:cc:to :content-language:subject:reply-to:from:user-agent:mime-version:date :message-id:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=kg1370fRBchS4WrEOTujrg8ris+XQj/VhMGMuCTcwW8=; b=l029Dhln03VP4i9HtmTebvD42SB9VV+s3Gjf8lp71YNUQXPj3P2DfRc/dRh6rBJmoC mBsRGgbTMcM/D76foWIIenU90YaYgzdykEYUxNg1Qx5aJDS+XpdQjd5XIVBk83Ss8y8j ABxUnPVNdURr9W6K5KyQMxWSjv7KvIjv8Z36ucG9NGlQIJQhvT66oXews/QIzRxgmvaQ bO96TJSJxpDdX7qvWJD60dJmJVy5k/MwbP8iXzUdpTDjhnbmn1abKXIWYddd2pq6GIQa i/MgKyS1uIVylilcLwsdJemJV09iWyMzu1w0iKfLjpE6or28R6Y2z6syY9NDy6VHDw69 1dcA== X-Gm-Message-State: AO0yUKXqlSRJAjXE5hm2Co4qUK5tSZp63Sz2HWzyqQqIEKJIq8r/aOXG PNHccpi72fDU99qyK3csei1n7Q== X-Google-Smtp-Source: AK7set+AYnvRmL1dv14cgDGjUaKdaMYNStm6sTBm7TRXSEltSyQkAfWzIzwnarIGtooSsIpK3r9j1w== X-Received: by 2002:a05:600c:601a:b0:3dc:42e7:f626 with SMTP id az26-20020a05600c601a00b003dc42e7f626mr5851274wmb.26.1675847302371; Wed, 08 Feb 2023 01:08:22 -0800 (PST) Received: from ?IPV6:2a01:e0a:982:cbb0:fea4:bc29:4ea9:97a? ([2a01:e0a:982:cbb0:fea4:bc29:4ea9:97a]) by smtp.gmail.com with ESMTPSA id j14-20020a05600c190e00b003dcc82ce53fsm1317774wmq.38.2023.02.08.01.08.21 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 08 Feb 2023 01:08:21 -0800 (PST) Message-ID: <0f16d63f-3bb0-54aa-bcb4-4c666d4b2846@linaro.org> Date: Wed, 8 Feb 2023 10:08:20 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.7.1 From: neil.armstrong@linaro.org Reply-To: neil.armstrong@linaro.org Subject: Re: [PATCH] dt-bindings: dma: qcom,bam-dma: add optional memory interconnect properties Content-Language: en-US To: Krzysztof Kozlowski , Dmitry Baryshkov , Andy Gross , Bjorn Andersson , Konrad Dybcio , Vinod Koul , Rob Herring , Krzysztof Kozlowski Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20230207-topic-sm8550-upstream-bam-dma-bindings-fix-v1-1-57dba71e8727@linaro.org> <88c31e71-55b6-a20d-1fcf-07804eace54b@linaro.org> Organization: Linaro Developer Services In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org On 08/02/2023 10:03, Krzysztof Kozlowski wrote: > On 07/02/2023 16:27, Dmitry Baryshkov wrote: >> On 07/02/2023 15:35, Neil Armstrong wrote: >>> On 07/02/2023 11:32, Dmitry Baryshkov wrote: >>>> On 07/02/2023 12:03, Neil Armstrong wrote: >>>>> Recents SoCs like the SM8450 or SM8550 requires memory interconnect >>>>> in order to have functional DMA. >>>>> >>>>> Signed-off-by: Neil Armstrong >>>>> --- >>>>>   Documentation/devicetree/bindings/dma/qcom,bam-dma.yaml | 6 ++++++ >>>>>   1 file changed, 6 insertions(+) >>>> >>>> I suspect this will not work without a change for a driver. >>>> >>> >>> I had the impression single interconnect entries would be taken in account >>> by the platform core, but it doesn't seem to be the case, anyway I can;t >>> find >>> any code doing that. >> >> Probably you mixed interconnects and power-domains here. >> > > The driver change was submitted some time ago: > https://lore.kernel.org/all/20210505213731.538612-10-bhupesh.sharma@linaro.org/ > > There is already DTS user of it and we expect driver to be resubmitted > at some point. > > What I don't really get is that crypto driver sets bandwidth for > interconnects, not the BAM. Why BAM needs interconnect? Usually you do > not need to initialize some middle paths. Getting the final interconnect > path (e.g. crypto-memory) is enough, because it includes everything in > between. Indeed the interconnect on BAM may be redundant since QCE sets the BW, I'll investigate to understand if it's also necessary on BAM. Neil > > Maybe my review tag was a bit premature... > > Best regards, > Krzysztof >