From: Jordan Crouse <jcrouse@codeaurora.org>
To: freedreno@lists.freedesktop.org
Cc: linux-arm-msm@vger.kernel.org
Subject: [PATCH] rnndb: a5xx: Add A540 registers
Date: Fri, 4 Nov 2016 16:10:15 -0600 [thread overview]
Message-ID: <1478297415-3096-2-git-send-email-jcrouse@codeaurora.org> (raw)
In-Reply-To: <1478297415-3096-1-git-send-email-jcrouse@codeaurora.org>
Flesh out a few of the GPMU registers for A540.
---
rnndb/adreno/a5xx.xml | 16 +++++++++++++---
1 file changed, 13 insertions(+), 3 deletions(-)
diff --git a/rnndb/adreno/a5xx.xml b/rnndb/adreno/a5xx.xml
index 17b3361..6e43330 100644
--- a/rnndb/adreno/a5xx.xml
+++ b/rnndb/adreno/a5xx.xml
@@ -1050,7 +1050,11 @@ xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<reg32 offset="0xa8a3" name="GPMU_CLOCK_THROTTLE_CTRL"/>
<reg32 offset="0xa8a8" name="GPMU_THROTTLE_UNMASK_FORCE_CTRL"/>
<reg32 offset="0xac00" name="GPMU_TEMP_SENSOR_ID"/>
- <reg32 offset="0xac01" name="GPMU_TEMP_SENSOR_CONFIG"/>
+ <reg32 offset="0xac01" name="GPMU_TEMP_SENSOR_CONFIG">
+ <bitfield high="3" low="0" name="ISENSE_STATUS"/>
+ <bitfield pos="1" name="BCL_ENABLED"/>
+ <bitfield pos="9" name="LLM_ENABLED"/>
+ </reg32>
<reg32 offset="0xac02" name="GPMU_TEMP_VAL"/>
<reg32 offset="0xac03" name="GPMU_DELTA_TEMP_THRESHOLD"/>
<reg32 offset="0xac05" name="GPMU_TEMP_THRESHOLD_INTR_STATUS"/>
@@ -1064,8 +1068,14 @@ xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<reg32 offset="0xac61" name="GPMU_GPMU_VOLTAGE_INTR_STATUS"/>
<reg32 offset="0xac62" name="GPMU_GPMU_VOLTAGE_INTR_EN_MASK"/>
<reg32 offset="0xac80" name="GPMU_GPMU_PWR_THRESHOLD"/>
- <reg32 offset="0xacc4" name="GPMU_GPMU_LLM_GLM_SLEEP_CTRL"/>
- <reg32 offset="0xacc5" name="GPMU_GPMU_LLM_GLM_SLEEP_STATUS"/>
+ <reg32 offset="0xacc4" name="GPMU_GPMU_LLM_GLM_SLEEP_CTRL">
+ <bitfield pos="0" name="IDLE_FULL_LM"/>
+ <bitfield high="5" low="4" name="STATE_OF_CHILD"/>
+ </reg32>
+ <reg32 offset="0xacc5" name="GPMU_GPMU_LLM_GLM_SLEEP_STATUS">
+ <bitfield pos="0" name="IDLE_FULL_ACK"/>
+ <bitfield pos="1" name="WAKEUP_ACK"/>
+ </reg32>
<reg32 offset="0xb80c" name="GDPM_CONFIG1"/>
<reg32 offset="0xb80d" name="GDPM_CONFIG2"/>
<reg32 offset="0xb80f" name="GDPM_INT_EN"/>
--
1.9.1
next prev parent reply other threads:[~2016-11-04 22:10 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-11-04 22:10 [v2] rnndb: a5xx: Update/enhance registers Jordan Crouse
2016-11-04 22:10 ` Jordan Crouse [this message]
2016-11-04 22:12 ` [Freedreno] [PATCH] rnndb: a5xx: Add A540 registers Jordan Crouse
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1478297415-3096-2-git-send-email-jcrouse@codeaurora.org \
--to=jcrouse@codeaurora.org \
--cc=freedreno@lists.freedesktop.org \
--cc=linux-arm-msm@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).