From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 36D67C25B45 for ; Sun, 22 Oct 2023 16:23:55 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232172AbjJVQXy (ORCPT ); Sun, 22 Oct 2023 12:23:54 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57256 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232225AbjJVPqS (ORCPT ); Sun, 22 Oct 2023 11:46:18 -0400 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 28A4DB4; Sun, 22 Oct 2023 08:46:16 -0700 (PDT) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 5EF8AC433D9; Sun, 22 Oct 2023 15:46:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1697989575; bh=5U0+w/BGtHtXW2F9LQIXpNNTOP74moySVAIGJYB4T7M=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=fbin9TVgMQ2/T5sY81hCxh7OqUlLO1MsjYQZkVrn/5NZI8bGLAaSOAr8aJ551106M 2BNt3sgPcmY5vcjteqdx3WLNOH+7EXC2ma+QYbyLUHX583mdXsAFNZoKdi7X67kPR5 hDCTgACZN6cdJ1WqjBZ1jURujZT4L53GweK4QovnjJNITbSftS+8v5rMcLsfb13ddk 89uCAliWlYXCpkRyG34ufldW2VJtVuU3V0EkAHp4IR+mWUvO+ORlt+SXOlQ8RwuJpu wU6yeBkOe15BzcB/zP7H3jHV9XBc5RIq0gt8iLrRlUSaD6F/IZuWxSdjIoS8b59X6X +chZEoq3EDHNA== From: Bjorn Andersson To: Andy Gross , Konrad Dybcio , Michael Turquette , Stephen Boyd , Sricharan Ramabadhran , Gokul Sriram Palanisamy , Varadarajan Narayanan , Anusha Rao , Devi Priya , Jassi Brar , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kathiravan Thirumoorthy Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, stable@vger.kernel.org, Krzysztof Kozlowski , Robert Marko Subject: Re: (subset) [PATCH v2 00/11] Add GPLL0 as clock provider for the Qualcomm's IPQ mailbox controller Date: Sun, 22 Oct 2023 08:50:22 -0700 Message-ID: <169798982292.271027.2242232774452445233.b4-ty@kernel.org> X-Mailer: git-send-email 2.42.0 In-Reply-To: <20230913-gpll_cleanup-v2-0-c8ceb1a37680@quicinc.com> References: <20230913-gpll_cleanup-v2-0-c8ceb1a37680@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org On Thu, 14 Sep 2023 12:29:50 +0530, Kathiravan Thirumoorthy wrote: > Currently mailbox controller takes the XO and APSS PLL as the input. It > can take the GPLL0 also as an input. This patch series adds the same and > fixes the issue caused by this. > > Once the cpufreq driver is up, it tries to bump up the cpu frequency > above 800MHz, while doing so system is going to unusable state. Reason > being, with the GPLL0 included as clock source, clock framework tries to > achieve the required rate with the possible parent and since GPLL0 > carries the CLK_SET_RATE_PARENT flag, clock rate of the GPLL0 is getting > changed, causing the issue. > > [...] Applied, thanks! [01/11] clk: qcom: ipq8074: drop the CLK_SET_RATE_PARENT flag from PLL clocks commit: e641a070137dd959932c7c222e000d9d941167a2 [02/11] clk: qcom: ipq6018: drop the CLK_SET_RATE_PARENT flag from PLL clocks commit: 99cd4935cb972d0aafb16838bb2aeadbcaf196ce [03/11] clk: qcom: ipq5018: drop the CLK_SET_RATE_PARENT flag from GPLL clocks commit: 01a5e4c6731ab6b4b74822661d296f8893fc1230 [04/11] clk: qcom: ipq9574: drop the CLK_SET_RATE_PARENT flag from GPLL clocks commit: 99a8f8764b70158a712992640a6be46a8fd79d15 [05/11] clk: qcom: ipq5332: drop the CLK_SET_RATE_PARENT flag from GPLL clocks commit: 5635ef0bd1052420bc659a00be6fd0c60cec5cb9 [07/11] clk: qcom: apss-ipq6018: add the GPLL0 clock also as clock provider commit: e0e6373d653b7707bf042ecf1538884597c5d0da [08/11] arm64: dts: qcom: ipq8074: include the GPLL0 as clock provider for mailbox commit: 80ebe63329909531afc87335f1d95c7bf8414438 [09/11] arm64: dts: qcom: ipq6018: include the GPLL0 as clock provider for mailbox commit: 0133c7af3aa0420778d106cb90db708cfa45f2c6 [10/11] arm64: dts: qcom: ipq9574: include the GPLL0 as clock provider for mailbox commit: 77c726a4f3b124903db5ced7d597976d5b80dcfb [11/11] arm64: dts: qcom: ipq5332: include the GPLL0 as clock provider for mailbox commit: da528016952bf93ca810c43fafe518c699db7fa0 Best regards, -- Bjorn Andersson