From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: Bjorn Andersson <andersson@kernel.org>
Cc: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org,
bp@alien8.de, tony.luck@intel.com, quic_saipraka@quicinc.com,
konrad.dybcio@linaro.org, linux-arm-msm@vger.kernel.org,
linux-kernel@vger.kernel.org, james.morse@arm.com,
mchehab@kernel.org, rric@kernel.org, linux-edac@vger.kernel.org,
quic_ppareek@quicinc.com, luca.weiss@fairphone.com,
ahalaney@redhat.com, steev@kali.org
Subject: Re: [PATCH v4 00/16] Qcom: LLCC/EDAC: Fix base address used for LLCC banks
Date: Wed, 28 Dec 2022 12:20:51 +0530 [thread overview]
Message-ID: <20221228065051.GA30143@thinkpad> (raw)
In-Reply-To: <20221228043138.2p2qtjhrfaenptpe@builder.lan>
On Tue, Dec 27, 2022 at 10:31:38PM -0600, Bjorn Andersson wrote:
> On Thu, Dec 22, 2022 at 06:46:40PM +0530, Manivannan Sadhasivam wrote:
> > The Qualcomm LLCC/EDAC drivers were using a fixed register stride for
> > accessing the (Control and Status Regsiters) CSRs of each LLCC bank.
> > This offset only works for some SoCs like SDM845 for which driver support
> > was initially added.
> >
> > But the later SoCs use different register stride that vary between the
> > banks with holes in-between. So it is not possible to use a single register
> > stride for accessing the CSRs of each bank. By doing so could result in a
> > crash with the current drivers. So far this crash is not reported since
> > EDAC_QCOM driver is not enabled in ARM64 defconfig and no one tested the
> > driver extensively by triggering the EDAC IRQ (that's where each bank
> > CSRs are accessed).
> >
> > For fixing this issue, let's obtain the base address of each LLCC bank from
> > devicetree and get rid of the fixed stride.
> >
> > This series affects multiple platforms but I have only tested this on
> > SM8250, SM8450, and SM6350. Testing on other platforms is welcomed.
> >
> > Thanks,
> > Mani
> >
> > Changes in v4:
> >
> > * Added a patch that fixes the use-after-free bug in qcom_edac driver
> >
> > Changes in v3:
> >
> > * Brought back reg-names property for compatibility (Krzysztof)
> > * Removed Fixes tag and stable list as backporting the drivers/binding/dts
> > patches alone would break (Krzysztof)
> > * Fixed the uninitialized variable issue (Kbot)
> > * Added a patch to make use of driver supplied polling interval (Luca)
> > * Added a patch for module autoloading (Andrew)
> > * Didn't collect Review tags from Sai as the dts patches were changed.
> >
> > Changes in v2:
> >
> > * Removed reg-names property and used index of reg property to parse LLCC
> > bank base address (Bjorn)
> > * Collected Ack from Sai for binding
> > * Added a new patch for polling mode (Luca)
> > * Renamed subject of patches targeting SC7180 and SM6350
> >
> > Manivannan Sadhasivam (16):
> > dt-bindings: arm: msm: Update the maintainers for LLCC
> > dt-bindings: arm: msm: Fix register regions used for LLCC banks
> > arm64: dts: qcom: sdm845: Fix the base addresses of LLCC banks
> > arm64: dts: qcom: sc7180: Fix the base addresses of LLCC banks
> > arm64: dts: qcom: sc7280: Fix the base addresses of LLCC banks
> > arm64: dts: qcom: sc8280xp: Fix the base addresses of LLCC banks
> > arm64: dts: qcom: sm8150: Fix the base addresses of LLCC banks
> > arm64: dts: qcom: sm8250: Fix the base addresses of LLCC banks
> > arm64: dts: qcom: sm8350: Fix the base addresses of LLCC banks
> > arm64: dts: qcom: sm8450: Fix the base addresses of LLCC banks
> > arm64: dts: qcom: sm6350: Fix the base addresses of LLCC banks
> > EDAC/device: Make use of poll_msec value in edac_device_ctl_info
> > struct
> > EDAC/qcom: Add platform_device_id table for module autoloading
> > EDAC/qcom: Do not pass llcc_driv_data as edac_device_ctl_info's
> > pvt_info
>
> Can you clarify if these patches needs to be applied in the specific
> order, or if the EDAC changes can go in independently of the llcc driver
> changes?
>
The EDAC/qcom and EDAC/device patches can go independently of the rest. All
other patches needs to go through qcom tree.
Steev spotted an issue on C630, so I'm going to respin the series one more
time.
Thanks,
Mani
> Thanks,
> Bjorn
>
> > qcom: llcc/edac: Fix the base address used for accessing LLCC banks
> > qcom: llcc/edac: Support polling mode for ECC handling
> >
> > .../bindings/arm/msm/qcom,llcc.yaml | 128 ++++++++++++++++--
> > arch/arm64/boot/dts/qcom/sc7180.dtsi | 2 +-
> > arch/arm64/boot/dts/qcom/sc7280.dtsi | 5 +-
> > arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 10 +-
> > arch/arm64/boot/dts/qcom/sdm845.dtsi | 7 +-
> > arch/arm64/boot/dts/qcom/sm6350.dtsi | 2 +-
> > arch/arm64/boot/dts/qcom/sm8150.dtsi | 7 +-
> > arch/arm64/boot/dts/qcom/sm8250.dtsi | 7 +-
> > arch/arm64/boot/dts/qcom/sm8350.dtsi | 7 +-
> > arch/arm64/boot/dts/qcom/sm8450.dtsi | 7 +-
> > drivers/edac/edac_device.c | 2 +-
> > drivers/edac/qcom_edac.c | 63 +++++----
> > drivers/soc/qcom/llcc-qcom.c | 85 ++++++------
> > include/linux/soc/qcom/llcc-qcom.h | 6 +-
> > 14 files changed, 243 insertions(+), 95 deletions(-)
> >
> > --
> > 2.25.1
> >
--
மணிவண்ணன் சதாசிவம்
prev parent reply other threads:[~2022-12-28 6:51 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-12-22 13:16 [PATCH v4 00/16] Qcom: LLCC/EDAC: Fix base address used for LLCC banks Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 01/16] dt-bindings: arm: msm: Update the maintainers for LLCC Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 02/16] dt-bindings: arm: msm: Fix register regions used for LLCC banks Manivannan Sadhasivam
2022-12-23 8:58 ` Krzysztof Kozlowski
2022-12-22 13:16 ` [PATCH v4 03/16] arm64: dts: qcom: sdm845: Fix the base addresses of " Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 04/16] arm64: dts: qcom: sc7180: " Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 05/16] arm64: dts: qcom: sc7280: " Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 06/16] arm64: dts: qcom: sc8280xp: " Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 07/16] arm64: dts: qcom: sm8150: " Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 08/16] arm64: dts: qcom: sm8250: " Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 09/16] arm64: dts: qcom: sm8350: " Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 10/16] arm64: dts: qcom: sm8450: " Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 11/16] arm64: dts: qcom: sm6350: " Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 12/16] EDAC/device: Make use of poll_msec value in edac_device_ctl_info struct Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 13/16] EDAC/qcom: Add platform_device_id table for module autoloading Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 14/16] EDAC/qcom: Do not pass llcc_driv_data as edac_device_ctl_info's pvt_info Manivannan Sadhasivam
2022-12-22 13:16 ` [PATCH v4 15/16] qcom: llcc/edac: Fix the base address used for accessing LLCC banks Manivannan Sadhasivam
2022-12-28 4:29 ` Bjorn Andersson
2022-12-28 6:53 ` Manivannan Sadhasivam
2022-12-28 9:43 ` Krzysztof Kozlowski
2022-12-22 13:16 ` [PATCH v4 16/16] qcom: llcc/edac: Support polling mode for ECC handling Manivannan Sadhasivam
2022-12-22 14:28 ` [PATCH v4 00/16] Qcom: LLCC/EDAC: Fix base address used for LLCC banks Andrew Halaney
2022-12-23 3:43 ` Steev Klimaszewski
2022-12-28 4:31 ` Bjorn Andersson
2022-12-28 6:50 ` Manivannan Sadhasivam [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221228065051.GA30143@thinkpad \
--to=manivannan.sadhasivam@linaro.org \
--cc=ahalaney@redhat.com \
--cc=andersson@kernel.org \
--cc=bp@alien8.de \
--cc=james.morse@arm.com \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-edac@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=luca.weiss@fairphone.com \
--cc=mchehab@kernel.org \
--cc=quic_ppareek@quicinc.com \
--cc=quic_saipraka@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=rric@kernel.org \
--cc=steev@kali.org \
--cc=tony.luck@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).