From: Rob Herring <robh@kernel.org>
To: Sricharan R <quic_srichara@quicinc.com>
Cc: andersson@kernel.org, konradybcio@kernel.org, krzk+dt@kernel.org,
conor+dt@kernel.org, mturquette@baylibre.com, sboyd@kernel.org,
ulf.hansson@linaro.org, linus.walleij@linaro.org,
catalin.marinas@arm.com, p.zabel@pengutronix.de,
geert+renesas@glider.be, dmitry.baryshkov@linaro.org,
neil.armstrong@linaro.org, linux-arm-msm@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-clk@vger.kernel.org, linux-mmc@vger.kernel.org,
linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
quic_varada@quicinc.com
Subject: Re: [PATCH V3 2/7] dt-bindings: clock: Add Qualcomm IPQ5424 GCC binding
Date: Sat, 5 Oct 2024 13:23:45 -0500 [thread overview]
Message-ID: <20241005182345.GA482031-robh@kernel.org> (raw)
In-Reply-To: <20241004102342.2414317-3-quic_srichara@quicinc.com>
On Fri, Oct 04, 2024 at 03:53:37PM +0530, Sricharan R wrote:
> From: Sricharan Ramabadhran <quic_srichara@quicinc.com>
>
> Add binding for the Qualcomm IPQ5424 Global Clock Controller
>
> Signed-off-by: Sricharan Ramabadhran <quic_srichara@quicinc.com>
> ---
> [V3] Added only new clocks for IPQ5424 and ordered for both
> IPQ5332 and IPQ5424 based on min/max items
>
> .../bindings/clock/qcom,ipq5332-gcc.yaml | 40 ++-
> include/dt-bindings/clock/qcom,ipq5424-gcc.h | 156 +++++++++
> include/dt-bindings/reset/qcom,ipq5424-gcc.h | 310 ++++++++++++++++++
> 3 files changed, 499 insertions(+), 7 deletions(-)
> create mode 100644 include/dt-bindings/clock/qcom,ipq5424-gcc.h
> create mode 100644 include/dt-bindings/reset/qcom,ipq5424-gcc.h
>
> diff --git a/Documentation/devicetree/bindings/clock/qcom,ipq5332-gcc.yaml b/Documentation/devicetree/bindings/clock/qcom,ipq5332-gcc.yaml
> index 9193de681de2..1b6d64385116 100644
> --- a/Documentation/devicetree/bindings/clock/qcom,ipq5332-gcc.yaml
> +++ b/Documentation/devicetree/bindings/clock/qcom,ipq5332-gcc.yaml
> @@ -4,30 +4,34 @@
> $id: http://devicetree.org/schemas/clock/qcom,ipq5332-gcc.yaml#
> $schema: http://devicetree.org/meta-schemas/core.yaml#
>
> -title: Qualcomm Global Clock & Reset Controller on IPQ5332
> +title: Qualcomm Global Clock & Reset Controller on IPQ5332 and IPQ5424
>
> maintainers:
> - Bjorn Andersson <andersson@kernel.org>
>
> description: |
> Qualcomm global clock control module provides the clocks, resets and power
> - domains on IPQ5332.
> + domains on IPQ5332 and IPQ5424.
>
> - See also:: include/dt-bindings/clock/qcom,gcc-ipq5332.h
> -
> -allOf:
> - - $ref: qcom,gcc.yaml#
> + See also::
> + include/dt-bindings/clock/qcom,gcc-ipq5332.h
> + include/dt-bindings/clock/qcom,gcc-ipq5424.h
>
> properties:
> compatible:
> - const: qcom,ipq5332-gcc
> + enum:
> + - qcom,ipq5332-gcc
> + - qcom,ipq5424-gcc
>
> clocks:
> + minItems: 5
> items:
> - description: Board XO clock source
> - description: Sleep clock source
> - description: PCIE 2lane PHY pipe clock source
> - description: PCIE 2lane x1 PHY pipe clock source (For second lane)
> + - description: PCIE 2-lane PHY2 pipe clock source
> + - description: PCIE 2-lane PHY3 pipe clock source
> - description: USB PCIE wrapper pipe clock source
New clocks go on the end of the list. Otherwise, it is an ABI break (or
the descriptions are wrong in one case).
Rob
next prev parent reply other threads:[~2024-10-05 18:23 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-04 10:23 [PATCH V3 0/7] Add minimal boot support for IPQ5424 Sricharan R
2024-10-04 10:23 ` [PATCH V3 1/7] clk: qcom: clk-alpha-pll: Add NSS HUAYRA ALPHA PLL support for ipq9574 Sricharan R
2024-10-04 10:23 ` [PATCH V3 2/7] dt-bindings: clock: Add Qualcomm IPQ5424 GCC binding Sricharan R
2024-10-05 18:23 ` Rob Herring [this message]
2024-10-08 9:24 ` Sricharan Ramabadhran
2024-10-06 8:39 ` Krzysztof Kozlowski
2024-10-08 10:15 ` Sricharan Ramabadhran
2024-10-04 10:23 ` [PATCH V3 3/7] dt-bindings: mmc: sdhci-msm: add IPQ5424 compatible Sricharan R
2024-10-08 14:36 ` Ulf Hansson
2024-10-04 10:23 ` [PATCH V3 4/7] clk: qcom: add Global Clock controller (GCC) driver for IPQ5424 SoC Sricharan R
2024-10-04 11:21 ` Kathiravan Thirumoorthy
2024-10-08 10:18 ` Sricharan Ramabadhran
2024-10-04 10:23 ` [PATCH V3 5/7] dt-bindings: qcom: Add ipq5424 boards Sricharan R
2024-10-04 10:23 ` [PATCH V3 6/7] arm64: dts: qcom: add IPQ5424 SoC and rdp466 board support Sricharan R
2024-10-04 10:23 ` [PATCH V3 7/7] arm64: defconfig: Enable IPQ5424 RDP466 base configs Sricharan R
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20241005182345.GA482031-robh@kernel.org \
--to=robh@kernel.org \
--cc=andersson@kernel.org \
--cc=catalin.marinas@arm.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=geert+renesas@glider.be \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=neil.armstrong@linaro.org \
--cc=p.zabel@pengutronix.de \
--cc=quic_srichara@quicinc.com \
--cc=quic_varada@quicinc.com \
--cc=sboyd@kernel.org \
--cc=ulf.hansson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).