From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B039C27A123 for ; Sat, 9 Aug 2025 09:16:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754730987; cv=none; b=JFpAOHmNG4uZXKAQKhWLzgJbgysCmhzTXCo2MNdO9a50+B0rpEyXovMiEPp/cHL9i0YjmRqhmg5SYUgg+PnwZAPD+i8pBUenF/urCpfvOK/dP2tM3TE0W8aZ1E2cYzcFZMZ/nQsFyx2JHQ5ias8p6sxYalkXgt92dOJMs9vtfOY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754730987; c=relaxed/simple; bh=H5ID36yyWPeQc2l5KdKOuFMTDKUxpBbWDky9o3Ihx8A=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=jDgp+WK8AeGNKe9JxxauuL1dBDU3QxQH0F50z4+druztfd2IfoGpuhnoxuU+qy9/DL7k5REmQHxFJUFxNDeW6acAy0L4aTf15eCN61ovpLUp6hBqs8UyyUPVpZzPTMTdeL2b3CXDUqaI+szqi5O372bNk/vEwphKvz9iYM11lVA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=oF2g/917; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="oF2g/917" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5797hGkq015529 for ; Sat, 9 Aug 2025 09:16:25 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=/ffwC2GAQOGujPV38YVMda 8HrYD4lzAZbhtEn/Y4ldE=; b=oF2g/917hIxC6UoLw4dyLqSbzIW1YBhhlwEsg6 d1iB2TA3SRIhk0iBv154fPTc3qk6+a3i/7ACV55t/deAVn3DlkCNkbeiGDe1TMQR exjZkO9Syv8Sxbc7W/rdyUUy0ALjSCBqOsC49RVIXyHAqow0oJ0V498sOzE5/rS5 RvLJR9R0bjeGNoZM8l2xAO04jVjiUMIn0r9ftrDhtRo5b7lOGWKcPWTczUa5zmqC EAs3MxggMIe3dioTzZabDVwtkgO7alsOUj95AQtXVKOik0C6WXvS5oVCtr2B1gVC 6YTit/O6Yzy0JokzWHmd/aKpZ1LPgp6XwRyGtTqJT9qhYEeA== Received: from mail-qk1-f198.google.com (mail-qk1-f198.google.com [209.85.222.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48dy3g0b9r-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 09 Aug 2025 09:16:25 +0000 (GMT) Received: by mail-qk1-f198.google.com with SMTP id af79cd13be357-7e8072f828cso296275685a.0 for ; Sat, 09 Aug 2025 02:16:24 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754730983; x=1755335783; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=/ffwC2GAQOGujPV38YVMda8HrYD4lzAZbhtEn/Y4ldE=; b=YcpBbrMMpqqEcmOay59xXjRruddeKXCdETYryXzMHVQ6ScyI++1hQg5GKmrFeFCPV+ 0w2w3XkkcWY4ePQEJ6U3K/ZNpOlmOLfrptAtUytrZ97wllyYJOBkJBCbkiNkCTWOCUQr sMLCGP2JgAqawXEDSOWKDtu9Uo+ztHid0SQE31ftV9a1eOvsSGq0MZUXT7MM8nHlMu1t sIZy1W9pBDKS2Gqp+FdQEcWVMpQLM6NqFAMSRsTAWEdT8Y3B1BSG5p7wNeo5YRciyuqZ HLwyUspEsFfgi8KLnC4DNfY1YxyXzbDmjv5/7FcEYNd+qzDgC+dTNNeRTSRHkCMv8SqE S7zA== X-Gm-Message-State: AOJu0YzgTaw8E/5aVmnzQ8NTZWFTzRuQhNh0Kbyel3KwIN8Igeaxx3pX yz9pz7Uv4QY8Gj643/hXMvh+RnL1gq0dBwSbOvJbVq+SCApM5AzA/1d2jqXSpozxbWiIxpMzaVz iaDiuU+Yli3xr2IpwSkmznJPaa3XV9Eyfu0U4WF5BdtJapjNRtP48c2WNaNPAL2GbNuvCiiVQDN 0c X-Gm-Gg: ASbGncvppY2C0UVICXQrCiYpx65FV3udJr9axlsYBPrSHwr+W//SevmbU2tuOQCdifP 0JA1meipMnxCDAtPyRk42I9JwapC5g37qe/oSOhvzxwawtWkz6Hw1LOAkOGD0TyAVUmeIa2csvM tLd1o3ztjPl1ELDAVaxs2z69WkvQvTnKIa1lgwG0P+Z3tzZ0FQ7+1agNSn2ioDK+vJJcIT3zEpK xUPZKIBv6/i/LPp4sRF0ua8ALUuRxoR9wpcdn2NmNpbEZ2FSMpvjq6AOu3D7JjMlW+NI5cg1vgS AP7gXjcEQzN8fdfC5wwOmELtXje5O8g6A21n1/iJwVd7P/p1lhqL+DjcOC7cpzwbwD/EebV9I65 nmY6kBq+lr/Y2Sz/oVf7HaRbJHvQJw26BPx2Pk1IxyyQ/CUG0AHVx X-Received: by 2002:a05:622a:1c1b:b0:4a9:a3ff:28bb with SMTP id d75a77b69052e-4b0aed5a7cdmr81704911cf.25.1754730983386; Sat, 09 Aug 2025 02:16:23 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGqhY3grkX54YHDTQoB9Tng8sw5PpxceXfAQb1JxOTHVJXhosA0dnKRM9d6SaA1o1RJZbyXXg== X-Received: by 2002:a05:622a:1c1b:b0:4a9:a3ff:28bb with SMTP id d75a77b69052e-4b0aed5a7cdmr81704561cf.25.1754730982802; Sat, 09 Aug 2025 02:16:22 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55b8898beb4sm3361989e87.30.2025.08.09.02.16.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 Aug 2025 02:16:20 -0700 (PDT) From: Dmitry Baryshkov Subject: [PATCH v5 0/6] dt-bindings: msm/dp: Add support for 4 pixel streams Date: Sat, 09 Aug 2025 12:16:14 +0300 Message-Id: <20250809-dp_mst_bindings-v5-0-b185fe574f38@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAN4Rl2gC/3XQzW7CMAwH8Fepcl5Ymo+24cR7oAmlqQuW1hSSU DEh3n0uaOqh4xLpH9k/y76zBBEhsW1xZxEmTDgGCuajYP7kwhE4dpSZFFKX9PDufBhSPrQYOgz HxGujqr731oHsGXWdI/R4e4r7L8onTHmMP88BUzn/vremkgtunXVataKS2u0uV/QY/MaPA5u1S f4JRhgl1oIkobfS6Ep3SrpmN6a0uVzdNwnDwqiFqct6zShiaulBNLIxtVBvGL0wjbBrRhPTtqq soFIk6X+Yx+tmEWjVhPl1ONa6BHwuwrwtAtzy5+BShkj1j18Bcg/htAEAAA== X-Change-ID: 20241202-dp_mst_bindings-7536ffc9ae2f To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Abhinav Kumar , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3590; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=H5ID36yyWPeQc2l5KdKOuFMTDKUxpBbWDky9o3Ihx8A=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBolxHhSyyRndBh1+xPxuOcnPLT8xe5PwZj/Svu3 yCgfQzS99GJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaJcR4QAKCRCLPIo+Aiko 1VmtCACh+WPNomEpJl0PPrcQ9OcVbCvrR8P9UQ9Bq7EQHgPJHDk5hXFPOVcJr5/BFqHN/TbDAK/ R3OKEm05V6qDmBUew5G0PdtIWZhtIZ7ng4lqADyALVCsncRk6vRV/OKVglDQHdBRpr1LIVzy5g6 uEVaSV/IRBEOX0spN58hgMKvA8laDDwvnzkxpnYti8QAXa8LB9FVcxCp+aGiAS3QGhWYT7z2XZn 42A1HWzj38Qb/W5M1IksF3tO7uxf8XclqDAwP8Rp+U0Fcq9oAjwgjOOsHUYm6Sj71lNtd5Q0ISn FWuL+YNx6Kl7+m0hULnDcCBt08tFteMY0mlTI2cPqSwEowoY X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Authority-Analysis: v=2.4 cv=X4lSKHTe c=1 sm=1 tr=0 ts=689711e9 cx=c_pps a=qKBjSQ1v91RyAK45QCPf5w==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=gPXn7k77wXcESHRIjWcA:9 a=QEXdDO2ut3YA:10 a=NFOGd7dJGGMPyQGDc5-O:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA5MDAzMSBTYWx0ZWRfX2YqxOy6D3Abn WhrCbgOrDOp8vv1aYCqjtrDbkBggtwrjC5x0TSzCU/A2kvLTQ/iReUCtMYwh2amPTcjA+ew8ADm pQTJOHaolF/XV1cN2365xZR1oGG+F6L+Qc/Qpv8xcJiB61IPgDW57L85y7DP2cDiJylozX0+FFP hVGcxDDM1ZlhBPdaWcgGT+LnTgKJ3iEgA4vNRyvSgransFz15IgtAk0fsm+rp9GA0Fq3FZP/hZw tRwm3thx3AO/K2PsBEXuHvueb95DMAzmEEXq+FvyBBJLaqQTvk7tJutTZQR84OFQw3tacOPnzAC ALMzNlGLVqgGZKOr88Hq5e/gTmV5ov6Z0Sx9DZoI9wpCRPOkas8XWmOw5AylTo9JhigDg5tKQFk kW5qi+ej X-Proofpoint-GUID: cjm5ppRgOZ8Hd6zAs6AJ7wxFIKTiI_6X X-Proofpoint-ORIG-GUID: cjm5ppRgOZ8Hd6zAs6AJ7wxFIKTiI_6X X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-09_03,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 priorityscore=1501 clxscore=1015 malwarescore=0 adultscore=0 spamscore=0 bulkscore=0 suspectscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508090031 On some MSM chipsets, the display port controller is capable of supporting up to 4 streams. To drive these additional streams, the pixel clocks for the corresponding stream needs to be enabled. Fixup the documentation of some of the bindings to clarify exactly which stream they correspond to, then add the new bindings and device tree changes. Note: SC7280 changes depend on clock driver changes and will be posted --- Changes in v5: - Removed SC7280-related comments, it has no DP MST support - Link to v4: https://lore.kernel.org/r/20250809-dp_mst_bindings-v4-0-bb316e638284@oss.qualcomm.com Changes in v4: - Picked up series from Jessica by the mutual agreement - Corrected Rob's tags (Krzysztof) - Split X1E80100 DP patch (Dmitry) - Removed SC7280 changes - Enabled the MST clock on SDM845 - Link to v3: https://lore.kernel.org/r/20250717-dp_mst_bindings-v3-0-72ce08285703@oss.qualcomm.com Changes in v3: - Fixed dtschema errors (Rob Herring) - Documented all pixel stream clocks (Dmitry) - Ordered compatibility list alphabetically (Dmitry) - Dropped assigned-clocks too (Dmitry) - Link to v2: https://lore.kernel.org/r/20250530-dp_mst_bindings-v2-0-f925464d32a8@oss.qualcomm.com Changes in v2: - Rebased on top of next-20250523 - Dropped merged maintainer patch - Added a patch to make the corresponding dts change to add pixel 1 stream - Squashed pixel 0 and pixel 1 stream binding patches (Krzysztof) - Drop assigned-clock-parents bindings for dp-controller (Krzysztof) - Updated dp-controller.yaml to include all chipsets that support stream 1 pixel clock (Krzysztof) - Added missing minItems and if statement (Krzysztof) - Link to v1: https://lore.kernel.org/r/20241202-dp_mst_bindings-v1-0-9a9a43b0624a@quicinc.com --- Abhinav Kumar (4): dt-bindings: display/msm: qcom,x1e80100-mdss: correct DP addresses dt-bindings: display/msm: dp-controller: add X1E80100 dt-bindings: display/msm: drop assigned-clock-parents for dp controller dt-bindings: display/msm: add stream pixel clock bindings for MST Dmitry Baryshkov (1): dt-bindings: display/msm: dp-controller: allow eDP for SA8775P Jessica Zhang (1): arm64: dts: qcom: Add MST pixel streams for displayport .../bindings/display/msm/dp-controller.yaml | 106 ++++++++++++++++++--- .../bindings/display/msm/qcom,sa8775p-mdss.yaml | 20 +++- .../bindings/display/msm/qcom,sar2130p-mdss.yaml | 10 +- .../bindings/display/msm/qcom,sm8750-mdss.yaml | 10 +- .../bindings/display/msm/qcom,x1e80100-mdss.yaml | 20 ++-- arch/arm64/boot/dts/qcom/sa8775p.dtsi | 34 +++++-- arch/arm64/boot/dts/qcom/sar2130p.dtsi | 10 +- arch/arm64/boot/dts/qcom/sc8180x.dtsi | 20 ++-- arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 72 +++++++++----- arch/arm64/boot/dts/qcom/sdm845.dtsi | 15 ++- arch/arm64/boot/dts/qcom/sm8150.dtsi | 10 +- arch/arm64/boot/dts/qcom/sm8250.dtsi | 10 +- arch/arm64/boot/dts/qcom/sm8350.dtsi | 10 +- arch/arm64/boot/dts/qcom/sm8450.dtsi | 10 +- arch/arm64/boot/dts/qcom/sm8550.dtsi | 10 +- arch/arm64/boot/dts/qcom/sm8650.dtsi | 10 +- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 30 ++++-- 17 files changed, 304 insertions(+), 103 deletions(-) --- base-commit: a933d3dc1968fcfb0ab72879ec304b1971ed1b9a change-id: 20241202-dp_mst_bindings-7536ffc9ae2f Best regards, -- With best wishes Dmitry