From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F3E9E2E9EB8 for ; Thu, 25 Sep 2025 06:33:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758782004; cv=none; b=YT2tvRTAAYfetEGECi9ySRlUi0zWKyPni+ct4MHGMduKjBytceJoxsOEP92pr9SeCoPI5yVO/3tQ5aB/UfdPKt3vmXik5alFHqK5/7XhqJwpm5rs8eFmv07O+rWs7wFWyhXiCHZQut4iM2lm/smUL5+vv5L8ieulK6DgJBQtJXQ= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758782004; c=relaxed/simple; bh=n2E0mp+seSUA8aHrFHM2UWmk8Kv9jJZg9+NDfsxNcdw=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=JkurrcXU5IwoMMO6aOUVwgPgU9aZvaenV6zEo7dpMsNL+Gv2zA0hycjr6cs7aNut7mERaq3DY7zr+m6UQxpQKsyyrMwcEjCD2a1nsk4SGdp7HMb5dR8fyDc3k5lMbc7GMZ3z03P620HQj6d9W2vY6e2YbvWyEcNnsgj2lONuGOg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=hHUpleMQ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="hHUpleMQ" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58P29oYs029717 for ; Thu, 25 Sep 2025 06:33:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=kqQZ9waO5d5dVcHhCFEwue 14AdXjBmYspplJy7uLais=; b=hHUpleMQt8QOnd32ORQoL2H81ZBqrECzfMgZm5 PFVdrzD+vqmwF3W0YWgVWUhz+FN2wVDLet3/4Kq4+mFxe7T6GJTcluSyNseKRwo3 DCGt34RZHywWE+bFEU1terq95bSg+gMaKUMxfY/afAVTZWCXTGmHp+39X2HPfZpK UqqwuNibo9NyDwmqYaQjBYH1wFsymBQPOim86/KvyGmVAHVLVp2wmNpOkiXoLVjc j7rZkwiStmTOUgIegPX0p92kxigtJjXc5ZYQr/aSwB222eS4Dc7W5WC4PvvH7dQg Vwc4pHFRcLWn4/2V97U1n+7unEmX015H7dN/jrOJdmBEZnTA== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 499n1fpws3-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 25 Sep 2025 06:33:22 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2445806b18aso6711975ad.1 for ; Wed, 24 Sep 2025 23:33:22 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758782001; x=1759386801; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=kqQZ9waO5d5dVcHhCFEwue14AdXjBmYspplJy7uLais=; b=Ggd5gKPr/MjrX1kjfLUa4dQ0pNXhHtt8e4yIocvVUnllBFq9NNY+NNQMLN+gJXDFcb eA7osqATH15OTJIn6OSaZ+uZFFQwm+PqzEQ6r6F5fDvOCCqCQFmyinzOxhEvn8m4LIcy DaUACBtLOrb1b47Kzvi36THqt16Tf3h+1/5U+YzngIPiwVAGGthGymRW0t5jKBcYZ/gS ho5x4lxJOPmpgD5aixi6r3z6m4I5fQJ8Utb928JsxZZ8hmTIHhPwfFIwiZwUXkmN09nu xJzCpZfMLTkC1OuHtCaVVrowV5yQ1QOpQ/vR0Esa/47YtPWIZZJpx5q7Gz8FpgBgoSHj K+BQ== X-Gm-Message-State: AOJu0Yy8wou0s7rBqunLBTiS++b5f9eTXsQzmaFCzNvu6w8Jqo7Eqn6r zTn+BJeeZPeyTsXk4irWwCxinBCepktan/cRHFUfdDgMY128LktHdSY6a0+8MeJnQrD0g2EaOHL vbUdc9+ReZwIkr83TWGwHHXiCNBnl2OlOVaVy42TDU6/1IznvFq8bRqVDLKGZcTgPu6sq X-Gm-Gg: ASbGncsPHLt+IsmqCStqtMyqtP9Z5vqbLSEZTR+H/tRMxteCwckbUOV6DOfNL3PzOCH 9WApQ5GciIr0naPFkQb1BrVX8VL3gsWXae7UV1GTMygXeBBt+0jp71WfOA2wkafOzcchhKIezsY HYz5Nig5zwjfM5D5gOCCuG3A80KNBiVosD2zpHO6q5BhQMYSh4FM4YUc7ELI3rd6QL0YieMGluk 7/PhpFyxkZ89OYgYE731/ql82Utk4areXKGfjnTXvfaXHCBuiVZXhgdxgk1zCgL4ktJI7kAjNYE mrrO7vmvjfqE3ABuwIafn2jky6fMKg7TDeOgbgK9X8BajgWEm5sEoCRyrMTXLb1ER5S+eO1DIxv TpdC8L2RDaA/a1Y9Hp3vkKR4m+tyrlBfmQSbxuaG1V7qWNecpD9ky3v2SGq0Y X-Received: by 2002:a17:903:fa4:b0:26e:146e:7692 with SMTP id d9443c01a7336-27ed49d0931mr29600085ad.17.1758782000924; Wed, 24 Sep 2025 23:33:20 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHykZrPZvPICgBYuffDzXRFVCNuxV04b5qgpTzqPc/Aytx2Xc0PD4jUf4NXvoUd76VAaxrYsA== X-Received: by 2002:a17:903:fa4:b0:26e:146e:7692 with SMTP id d9443c01a7336-27ed49d0931mr29599645ad.17.1758782000430; Wed, 24 Sep 2025 23:33:20 -0700 (PDT) Received: from hu-pankpati-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-27ed671732asm13793515ad.49.2025.09.24.23.33.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 24 Sep 2025 23:33:20 -0700 (PDT) From: Pankaj Patil Subject: [PATCH 00/24] arm64: dts: qcom: Introduce Glymur SoC dtsi and Glymur CRD dts Date: Thu, 25 Sep 2025 12:02:08 +0530 Message-Id: <20250925-v3_glymur_introduction-v1-0-24b601bbecc0@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAOjh1GgC/43N0QqCMBQG4FeRXTdxZ81WV71HhIztpAN1tulIx HdvCt0VdHPg/+H/zkICeouBXLKFeIw2WNenwA4Z0Y3qa6TWpEygAFGcgdPIq7qdu8lXth+9M5M e04QigEKuZSkVkDQePD7sa4dv95QbG0bn5/1PZFv7IcUvMjJaUHFkXEnB2EmXVxdC/pxUq13X5 emQTY7wnwZJk8gE50pIA+aLtq7rG/qzJbIRAQAA X-Change-ID: 20250923-v3_glymur_introduction-e22ae3c868a2 To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Pankaj Patil , Jyothi Kumar Seerapu , Maulik Shah , Sibi Sankar , Taniya Das , Taniya Das , Kamal Wadhwa , Prudhvi Yarlagadda , Qiang Yu , Manaf Meethalavalappu Pallikunhi , Wesley Cheng X-Mailer: b4 0.14.2 X-Proofpoint-ORIG-GUID: 4RFzLZ2eGYHisl6Ki0J8Fe8G1nUUnv4K X-Proofpoint-GUID: 4RFzLZ2eGYHisl6Ki0J8Fe8G1nUUnv4K X-Authority-Analysis: v=2.4 cv=No/Rc9dJ c=1 sm=1 tr=0 ts=68d4e232 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=qC_FGOx9AAAA:8 a=9ajADY_X5n7qQr6QzggA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 a=fsdK_YakeE02zTmptMdW:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTIwMDAzNyBTYWx0ZWRfX8n1dOl7q8e3z 9eqqAwkA2864ndY4SM/p0UOcQLRdDTIYGGT3y4E0NwXdQXG0G8ami9OCLlJs4/UHlmMGWQGeEzC nckIjAJ+MTxiHadJz4qhKrvABZ9/2qehfbzVE1wGfLrbZHOZzKTFFM4QOmEuK8M38ECLUXdMzFa iGLzj0qTRwtGUVSg1UlWU6Yn0+2cquPQpc9PqXVQGPWQHx4lmUCrzqfrhtuA1hgTQkISFCgwzV2 iIycjGHbgjGc0XEjoTj4DFbd/VvoLgH6e9+oYoAUWB6PrPlX5R4ebaQfmlEMwpaBQCgOEPenz0r 0/EvraJ6kEg8SNgAFymAhLnSVe1tyhlq1tBXJX+c33FTC5lFaPdEHgHuz9gk8InH9YX94aAZ3j3 mNb5OcG3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-24_07,2025-09-24_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 spamscore=0 suspectscore=0 adultscore=0 malwarescore=0 phishscore=0 bulkscore=0 priorityscore=1501 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509200037 Introduce dt-bindings and initial device tree support for Glymur, Qualcomm's next-generation compute SoC and it's associated Compute Reference Device (CRD) platform. https://www.qualcomm.com/products/mobile/snapdragon/laptops-and-tablets/snapdragon-x2-elite https://www.qualcomm.com/news/releases/2025/09/new-snapdragon-x2-elite-extreme-and-snapdragon-x2-elite-are-the- The base support enables booting to shell with rootfs on NVMe, demonstrating functionality for PCIe and NVMe subsystems. DCVS is also enabled, allowing dynamic frequency scaling for the CPUs. TSENS (Thermal Sensors) enabled for monitoring SoC temperature and thermal management. The platform is capable of booting kernel at EL2 with kvm-unit tests performed on it for sanity. Features enabled in this patchset: 1. DCVS: CPU DCVS with scmi perf protocol 2. PCIe controller and PCIe PHY 3. NVMe storage support 4. Clocks and reset controllers - GCC, TCSRCC, DISPCC, RPMHCC 5. Interrupt controller 6. TLMM (Top-Level Mode Multiplexer) 7. QUP Block 8. Reserved memory regions 9. PMIC support with regulators 10. CPU Power Domains 11. TSENS (Thermal Sensors) 12. Remoteproc - SOCCP, ADSP and CDSP 13. RPMH Regulators 14. USB Dependencies: dt-bindings: 1. https://lore.kernel.org/all/20250918140249.2497794-1-pankaj.patil@oss.qualcomm.com/ 2. https://lore.kernel.org/all/20250918141738.2524269-1-pankaj.patil@oss.qualcomm.com/ 3. https://lore.kernel.org/all/20250919133439.965595-1-pankaj.patil@oss.qualcomm.com/ 4. https://lore.kernel.org/all/20250919140952.1057737-1-pankaj.patil@oss.qualcomm.com/ 5. https://lore.kernel.org/all/20250919141440.1068770-1-pankaj.patil@oss.qualcomm.com/ 6. https://lore.kernel.org/all/20250919142325.1090059-1-pankaj.patil@oss.qualcomm.com/ 7. https://lore.kernel.org/all/20250920113052.151370-1-pankaj.patil@oss.qualcomm.com/ 8. https://lore.kernel.org/all/20250924-knp-pmic-binding-v1-1-b9cce48b8460@oss.qualcomm.com/ 9. https://lore.kernel.org/linux-arm-msm/20250924183726.509202-1-sibi.sankar@oss.qualcomm.com/T/#m46501fe9edb880fc11f69442eaf4d2855f7e4608 10. https://lore.kernel.org/linux-arm-msm/20250925002034.856692-1-sibi.sankar@oss.qualcomm.com/ 11. https://lore.kernel.org/linux-arm-msm/20250924144831.336367-1-sibi.sankar@oss.qualcomm.com/ rpmh-regulators: 1. https://lore.kernel.org/all/20250918-glymur-rpmh-regulator-driver-v3-0-184c09678be3@oss.qualcomm.com/ PMICs: 1. https://lore.kernel.org/linux-arm-msm/20250924-knp-dts-v1-0-3fdbc4b9e1b1@oss.qualcomm.com/ (Patch 8-11) PMIC-Glink: 1. https://lore.kernel.org/all/20250919175025.2988948-1-anjelique.melendez@oss.qualcomm.com/ 2. https://lore.kernel.org/all/20250924232631.644234-1-anjelique.melendez@oss.qualcomm.com/ spmi/pinctrl: 1. https://lore.kernel.org/all/20250920-glymur-spmi-v8-gpio-driver-v1-0-23df93b7818a@oss.qualcomm.com/ PCI: 1. https://lore.kernel.org/all/20250903-glymur_pcie5-v4-0-c187c2d9d3bd@oss.qualcomm.com/ Remoteproc: 1. https://lore.kernel.org/all/20250819165447.4149674-1-mukesh.ojha@oss.qualcomm.com/ 2. https://lore.kernel.org/linux-arm-msm/20250924-knp-remoteproc-v1-0-611bf7be8329@oss.qualcomm.com/T/#t 3. https://lore.kernel.org/linux-arm-msm/20250924-knp-remoteproc-v1-0-611bf7be8329@oss.qualcomm.com/T/#t USB: 1. https://lore.kernel.org/all/20250925005228.4035927-1-wesley.cheng@oss.qualcomm.com/T/#mb7879fdba16496554a53c3726d90f94b6063dd09 Linux-next based git tree containing all Glymur related patches is available at: https://git.codelinaro.org/clo/linux-kernel/kernel-qcom/-/tree/glymur?ref_type=heads Signed-off-by: Pankaj Patil --- Jyothi Kumar Seerapu (1): arm64: dts: qcom: glymur: Add QUPv3 configuration for serial engines Kamal Wadhwa (10): arm64: dts: qcom: glymur-crd: Add RPMH regulator rails arm64: dts: qcom: glymur: Add SPMI PMIC arbiter device arm64: dts: qcom: Add PMCX0102 pmic dtsi arm64: dts: qcom: Add SMB2370 pmic dtsi arm64: dts: qcom: Update pmh0104 dtsi for Glymur CRD arm64: dts: qcom: Update the pmh0110.dtsi for Glymur arm64: dts: qcom: glymur: Add PMICs dtsi for CRD arm64: boot: dts: glymur-crd: Add Volume down/up keys support arm64: dts: qcom: glymur-crd: Avoid RTC probe failure arm64: dts: qcom: glymur: Add PMIC glink node Manaf Meethalavalappu Pallikunhi (1): arm64: dts: qcom: glymur: Enable tsens and thermal zone nodes Maulik Shah (1): arm64: dts: qcom: glymur: Add cpu idle states Pankaj Patil (3): dt-bindings: arm: qcom: Document Glymur SoC and board arm64: defconfig: Enable Glymur configs for boot to shell arm64: dts: qcom: Introduce Glymur base dtsi and CRD dts Prudhvi Yarlagadda (1): arm64: dts: qcom: glymur: Add support for PCIe5 Qiang Yu (1): arm64: dts: qcom: glymur-crd: Add power supply and sideband signal for pcie5 Sibi Sankar (3): arm64: dts: qcom: glymur: Enable pdp0 mailbox arm64: dts: qcom: glymur: Enable ipcc and aoss nodes arm64: dts: qcom: glymur: Add remoteprocs Taniya Das (2): arm64: dts: qcom: glymur: Enable cpu dvfs for CPU scaling arm64: dts: qcom: glymur: Add display clock controller device Wesley Cheng (1): arm64: dts: qcom: glymur: Add USB support Documentation/devicetree/bindings/arm/qcom.yaml | 5 + arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/glymur-crd.dts | 795 +++ arch/arm64/boot/dts/qcom/glymur-pmics.dtsi | 19 + arch/arm64/boot/dts/qcom/glymur.dtsi | 7445 +++++++++++++++++++++++ arch/arm64/boot/dts/qcom/pmcx0102.dtsi | 179 + arch/arm64/boot/dts/qcom/pmh0104.dtsi | 84 + arch/arm64/boot/dts/qcom/pmh0110.dtsi | 66 +- arch/arm64/boot/dts/qcom/smb2370.dtsi | 45 + arch/arm64/configs/defconfig | 6 + 10 files changed, 8644 insertions(+), 1 deletion(-) --- base-commit: fdcd2cfdf0db0a8b8299de79302465f790edea27 change-id: 20250923-v3_glymur_introduction-e22ae3c868a2 Best regards, -- Pankaj Patil