From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C0AAF37F727 for ; Fri, 8 May 2026 08:36:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778229412; cv=none; b=LXw020XhNO54ITtvQVXEiyMwQNJiYdnc8HPlZwO/7WQfCl2jItpnLmd4bKt3JebXq+mFh2PWS9fUMSWgIWU1jcMntoCbmNwDBdS9DV4cvOEcbCb4WgNkymEqohboee6+8+o0nT9yhtvU/47xwiCCtHosSZpjBUp9aefS9K+Seww= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778229412; c=relaxed/simple; bh=YR6rhccRBHjsTyWTNAinQvnECy1lv493QOGvguteHHA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=raRf3eIYOyDbI8fA/9oJSZRmmDC6b9G9zTpDFqsrqPVjo8ih616YyeU8cyeQ+xay1G17Iv/ANFoY3wsFjovahF/bZ7/SsygtW/SqwGG9Ea7xA2oxAsifd8Vd+k+TRLrw9AMT36JFBYc+I/biqohO5oGHG6js/9ta9AMSPmD1BOs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=drcF1n9H; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Rv5QXJwQ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="drcF1n9H"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Rv5QXJwQ" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64872SK41061973 for ; Fri, 8 May 2026 08:36:50 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= oSi4MEqlPFrmWIrio6/uw6S9i82cQl59Nwngogapr6I=; b=drcF1n9H9JgX+u8d C/sCHpYchfpSbwqzG3TwYDNetFya7SuyDn2szBKSeqCsJi8+QRIE7mPfy83d66le mZg3XYiiNd/19HVP1I2Rx2+s526iyublGk/IaB4Rnod9VsmeKQQk78KLhXa67u5C 3y81S05ZYJOjUHVhseifuI0y8TGfWIiivPe5o7SQTWHia0r69ZoixnSI3RPQq0dB Yay2sZ2BV/nvtgJtGgdLjKLrA65ToRuq+BgRofn+mVl0wNv9hVjn2yNUb7RZ9TVh WsjDEw9lAi0+XDvUdAk4rBuxlkONxTC780peEgsdFJN3Ta9M53TFqN5BSxTbqTfa EQ3Gtw== Received: from mail-dy1-f199.google.com (mail-dy1-f199.google.com [74.125.82.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1b3fgc0s-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 08:36:50 +0000 (GMT) Received: by mail-dy1-f199.google.com with SMTP id 5a478bee46e88-2ef37c3f773so2060971eec.1 for ; Fri, 08 May 2026 01:36:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778229409; x=1778834209; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=oSi4MEqlPFrmWIrio6/uw6S9i82cQl59Nwngogapr6I=; b=Rv5QXJwQNa4fr9ooPPy4xmW9ttE5myP9vboZ9lVdN3wdCin669iNPV5ljWS4o5nqWu 7WcDGrmKNbXS+k9ywbzTDYNMJZQRWSQGtpIcu+dclwocqqfSrZDX+Jnkw19hBiJNAXMw R9yJYlWYUGpqRoSflgmMIxqnuCTOAx8K1yj2RUL1JXN8raHbrSVrfQ6GHwOpK/9OtXKZ b508Ev07gplR1i0+dbHLsId2JU5Sd0/tT7sf0uyfxWowHQ41P11Jv7vmD8h2Bz3D0JOI jE0HVi4mkxbZs/E1v5ge3s9NXQhj+R60v6fkQ4W0RJbXR6SW1cMnakdshPoifbaIGZ3G tnng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778229409; x=1778834209; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=oSi4MEqlPFrmWIrio6/uw6S9i82cQl59Nwngogapr6I=; b=hoOh/Ttfjt05QoRJN8I158BZNtm53LArItAAv6MAu8+YrRE5CjL2l6+LoBl1IOUfBD I0luE1qwzPCZBiMfFyZnMBX/u/3HvDuGdZypKOD+R0iRIvHeSgjxuJgjiwcP4y3vadli eLT4HIe9k3EBiaw2+P9OidELf1VdYbt+ljpLq1rmcm/An4Bp3Y0zmIzN2v/dyNQ+ghAS mNL/jfHozFyt9oRlsWgO7Gl57C29sQvTfhjjICR3mpF94q2OhtkIgsEAhXdQS1siKsQQ c0jEmAw0QmoAHfIMGbmdir2H+UCJtI89wWP4mRcV2elhsP9Ka4GB13CFrILGir4H0aK3 jYWA== X-Gm-Message-State: AOJu0YyXj43MJDr2qAW/ICgB+Crzr7aCHv1IY+4poSOH0XJvVvvpN8NM KY7JbC9Mp+BnDvsVI+2vcDqkm+BlZq1iiWcmNiNqhPFdGjDaEx1Z3HXcIk7EIZ2TkW5nG6q47L8 eceA+vVMWhs3My1PGGnNbTAzexPS0+P1kiRS0Mu/hAMPcMTHr/j4eLlnALPfme4ctf+Rd X-Gm-Gg: Acq92OFBzx2P9TJYU2dK80PIwYZ00GefsU8pmW3QZiKHYaWsryZDV6AEw4R8zzBJQH6 ACCgq4Vzj4+O5LLz05r4NtH+y7EfkA5hbozz9e4j/V29hM6gd7GqwamSYj8IAm1D9SI9kOZNd5e XL4IepOmU4mQFVBOGUc5WrhAfpG/cjIZVtvGVo+jQdAJ173rBaUcZbDiCCrFaZEJinmmpO75aIs vuxPltnz2d1TmdE+FHwtE/kcSOidLSskZDHvXCitluEFgqqM6JTX4rDsQK36X0pZXvRkCPz2VAr mjKIPj/YNlWNL29uubyLP0YaL8Is0c3E8b3I6ot+uOJ2lSo0puRAWDgfEvlsCBPeMskTou/uKGt TKa445KWUprr3+/yorliayCWAwh/B/CglvVr8eyg5j9h8tBK/ugNwn6AOC1Oq6xOKG7XzHBSp5d r4 X-Received: by 2002:a05:7300:a987:b0:2dd:144b:6c2 with SMTP id 5a478bee46e88-2f54aa7825fmr5201085eec.27.1778229409405; Fri, 08 May 2026 01:36:49 -0700 (PDT) X-Received: by 2002:a05:7300:a987:b0:2dd:144b:6c2 with SMTP id 5a478bee46e88-2f54aa7825fmr5201069eec.27.1778229408818; Fri, 08 May 2026 01:36:48 -0700 (PDT) Received: from hu-hangxian-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f888c3b301sm1504922eec.23.2026.05.08.01.36.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 01:36:48 -0700 (PDT) From: Hangxiang Ma Date: Fri, 08 May 2026 01:36:46 -0700 Subject: [PATCH 2/3] arm64: dts: qcom: kaanapali: Add CCI definitions Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260508-knp-camera-v1-2-a18e289163fd@oss.qualcomm.com> References: <20260508-knp-camera-v1-0-a18e289163fd@oss.qualcomm.com> In-Reply-To: <20260508-knp-camera-v1-0-a18e289163fd@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Hangxiang Ma X-Mailer: b4 0.14.3 X-Proofpoint-GUID: e4Aruf80F-oGaubzg8kfvD52tH3dgg96 X-Authority-Analysis: v=2.4 cv=YMOvDxGx c=1 sm=1 tr=0 ts=69fda0a2 cx=c_pps a=cFYjgdjTJScbgFmBucgdfQ==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=H9Jx_t70CELBktSlaNIA:9 a=QEXdDO2ut3YA:10 a=scEy_gLbYbu1JhEsrz4S:22 X-Proofpoint-ORIG-GUID: e4Aruf80F-oGaubzg8kfvD52tH3dgg96 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDA4NyBTYWx0ZWRfX5aw+2pbbFa3o 9d0GVuSFAh15bg6q8/7jtjZ+zGDNxRhREAP1FMwGpmxRhisajBsDtFnRMwZ1CYcWA+fuAZi9vWw htotNve0MMi/TO4oLRAcrazkVI3Foq3/9IGPtk2xahAphqgnB9sLuIuqjUcT3VxIDbpV/RUopD5 Gl1lvs5hJrc51oT5NWR4euRJrn6Kk+OxDimYaVHI/JguY2oSPnjTetm1fMEJfUr0G9a7LO0zGHn rO03DmE74Yx7Cd+hzvfjnceCTRpZzSbuAOY5RpjWJrp35xXRORxYASlgKCnFjNwf9VhHLRv+FYR 2rFXJLLmRPVcF/S+c5YClK/HYftmo+84T0s9KxDnY8+GbxLQdnANczElEj2u/I/yrqrqZn/7chV lIP5umcrLTvqu+oeySgW18+Ls8RsWMDOTALboz00fadVf9Rz6YcyoKJ+pqObc5lR9HTqkeoolY2 qtgdGI8W5JIygiNW/+w== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-06_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 clxscore=1015 malwarescore=0 impostorscore=0 phishscore=0 suspectscore=0 adultscore=0 bulkscore=0 priorityscore=1501 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080087 Qualcomm Kaanapali SoC has three Camera Control Interface (CCI). Each controller contains two I2C hosts. Signed-off-by: Hangxiang Ma --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 282 ++++++++++++++++++++++++++++++++ 1 file changed, 282 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/qcom/kaanapali.dtsi index 9d8aee202797..ed7b7af6c43f 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -3339,6 +3339,96 @@ port@5 { }; }; + cci0: cci@941b000 { + compatible = "qcom,kaanapali-cci", "qcom,msm8996-cci"; + reg = <0x0 0x0941b000 0x0 0x1000>; + interrupts = ; + power-domains = <&camcc CAM_CC_TITAN_TOP_GDSC>; + clocks = <&camcc CAM_CC_CAM_TOP_AHB_CLK>, + <&camcc CAM_CC_CCI_0_CLK>; + clock-names = "ahb", "cci"; + pinctrl-0 = <&cci0_0_default &cci0_1_default>; + pinctrl-1 = <&cci0_0_sleep &cci0_1_sleep>; + pinctrl-names = "default", "sleep"; + status = "disabled"; + #address-cells = <1>; + #size-cells = <0>; + + cci0_i2c0: i2c-bus@0 { + reg = <0>; + clock-frequency = <1000000>; + #address-cells = <1>; + #size-cells = <0>; + }; + + cci0_i2c1: i2c-bus@1 { + reg = <1>; + clock-frequency = <1000000>; + #address-cells = <1>; + #size-cells = <0>; + }; + }; + + cci1: cci@941c000 { + compatible = "qcom,kaanapali-cci", "qcom,msm8996-cci"; + reg = <0x0 0x0941c000 0x0 0x1000>; + interrupts = ; + power-domains = <&camcc CAM_CC_TITAN_TOP_GDSC>; + clocks = <&camcc CAM_CC_CAM_TOP_AHB_CLK>, + <&camcc CAM_CC_CCI_1_CLK>; + clock-names = "ahb", "cci"; + pinctrl-0 = <&cci1_0_default &cci1_1_default>; + pinctrl-1 = <&cci1_0_sleep &cci1_1_sleep>; + pinctrl-names = "default", "sleep"; + status = "disabled"; + #address-cells = <1>; + #size-cells = <0>; + + cci1_i2c0: i2c-bus@0 { + reg = <0>; + clock-frequency = <1000000>; + #address-cells = <1>; + #size-cells = <0>; + }; + + cci1_i2c1: i2c-bus@1 { + reg = <1>; + clock-frequency = <1000000>; + #address-cells = <1>; + #size-cells = <0>; + }; + }; + + cci2: cci@941d000 { + compatible = "qcom,kaanapali-cci", "qcom,msm8996-cci"; + reg = <0x0 0x0941d000 0x0 0x1000>; + interrupts = ; + power-domains = <&camcc CAM_CC_TITAN_TOP_GDSC>; + clocks = <&camcc CAM_CC_CAM_TOP_AHB_CLK>, + <&camcc CAM_CC_CCI_2_CLK>; + clock-names = "ahb", "cci"; + pinctrl-0 = <&cci2_0_default &cci2_1_default>; + pinctrl-1 = <&cci2_0_sleep &cci2_1_sleep>; + pinctrl-names = "default", "sleep"; + status = "disabled"; + #address-cells = <1>; + #size-cells = <0>; + + cci2_i2c0: i2c-bus@0 { + reg = <0>; + clock-frequency = <1000000>; + #address-cells = <1>; + #size-cells = <0>; + }; + + cci2_i2c1: i2c-bus@1 { + reg = <1>; + clock-frequency = <1000000>; + #address-cells = <1>; + #size-cells = <0>; + }; + }; + camcc: clock-controller@956d000 { compatible = "qcom,kaanapali-camcc"; reg = <0x0 0x0956d000 0x0 0x80000>; @@ -3813,6 +3903,198 @@ tlmm: pinctrl@f100000 { #interrupt-cells = <2>; wakeup-parent = <&pdc>; + cci0_0_default: cci0-0-default-state { + sda-pins { + pins = "gpio109"; + function = "cci_i2c_sda"; + drive-strength = <2>; + bias-pull-up; + }; + + scl-pins { + pins = "gpio110"; + function = "cci_i2c_scl"; + drive-strength = <2>; + bias-pull-up; + }; + }; + + cci0_0_sleep: cci0-0-sleep-state { + sda-pins { + pins = "gpio109"; + function = "cci_i2c_sda"; + drive-strength = <2>; + bias-pull-down; + }; + + scl-pins { + pins = "gpio110"; + function = "cci_i2c_scl"; + drive-strength = <2>; + bias-pull-down; + }; + }; + + cci0_1_default: cci0-1-default-state { + sda-pins { + pins = "gpio111"; + function = "cci_i2c_sda"; + drive-strength = <2>; + bias-pull-up; + }; + + scl-pins { + pins = "gpio112"; + function = "cci_i2c_scl"; + drive-strength = <2>; + bias-pull-up; + }; + }; + + cci0_1_sleep: cci0-1-sleep-state { + sda-pins { + pins = "gpio111"; + function = "cci_i2c_sda"; + drive-strength = <2>; + bias-pull-down; + }; + + scl-pins { + pins = "gpio112"; + function = "cci_i2c_scl"; + drive-strength = <2>; + bias-pull-down; + }; + }; + + cci1_0_default: cci1-0-default-state { + sda-pins { + pins = "gpio113"; + function = "cci_i2c_sda"; + drive-strength = <2>; + bias-pull-up; + }; + + scl-pins { + pins = "gpio114"; + function = "cci_i2c_scl"; + drive-strength = <2>; + bias-pull-up; + }; + }; + + cci1_0_sleep: cci1-0-sleep-state { + sda-pins { + pins = "gpio113"; + function = "cci_i2c_sda"; + drive-strength = <2>; + bias-pull-down; + }; + + scl-pins { + pins = "gpio114"; + function = "cci_i2c_scl"; + drive-strength = <2>; + bias-pull-down; + }; + }; + + cci1_1_default: cci1-1-default-state { + sda-pins { + pins = "gpio107"; + function = "cci_i2c_sda"; + drive-strength = <2>; + bias-pull-up; + }; + + scl-pins { + pins = "gpio160"; + function = "cci_i2c_scl"; + drive-strength = <2>; + bias-pull-up; + }; + }; + + cci1_1_sleep: cci1-1-sleep-state { + sda-pins { + pins = "gpio107"; + function = "cci_i2c_sda"; + drive-strength = <2>; + bias-pull-down; + }; + + scl-pins { + pins = "gpio160"; + function = "cci_i2c_scl"; + drive-strength = <2>; + bias-pull-down; + }; + }; + + cci2_0_default: cci2-0-default-state { + sda-pins { + pins = "gpio108"; + function = "cci_i2c_sda"; + drive-strength = <2>; + bias-pull-up; + }; + + scl-pins { + pins = "gpio149"; + function = "cci_i2c_scl"; + drive-strength = <2>; + bias-pull-up; + }; + }; + + cci2_0_sleep: cci2-0-sleep-state { + sda-pins { + pins = "gpio108"; + function = "cci_i2c_sda"; + drive-strength = <2>; + bias-pull-down; + }; + + scl-pins { + pins = "gpio149"; + function = "cci_i2c_scl"; + drive-strength = <2>; + bias-pull-down; + }; + }; + + cci2_1_default: cci2-1-default-state { + sda-pins { + pins = "gpio115"; + function = "cci_i2c_sda"; + drive-strength = <2>; + bias-pull-up; + }; + + scl-pins { + pins = "gpio116"; + function = "cci_i2c_scl"; + drive-strength = <2>; + bias-pull-up; + }; + }; + + cci2_1_sleep: cci2-1-sleep-state { + sda-pins { + pins = "gpio115"; + function = "cci_i2c_sda"; + drive-strength = <2>; + bias-pull-down; + }; + + scl-pins { + pins = "gpio116"; + function = "cci_i2c_scl"; + drive-strength = <2>; + bias-pull-down; + }; + }; + hub_i2c0_data_clk: hub-i2c0-data-clk-state { /* SDA, SCL */ pins = "gpio66", "gpio67"; -- 2.34.1