From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-qt1-f175.google.com (mail-qt1-f175.google.com [209.85.160.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 266D149C4B1 for ; Mon, 12 Oct 2026 15:24:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.175 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791818659; cv=none; b=dPIRqS3vP06wP88NNQ8BKgVCIXDUQHwn7HDXCZiCzWFHtx7HljVCCp+v9mIofVqP5CIOMqvZOGKTx6L037XRVUlsZbGfeiTUDzyRKLuPNyTwuy26pw2/fInL2xvVemBVkt0fNdci5EwXWYdeeYoP7l7E4x2YicnSaLGJ5pcK0lM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791818659; c=relaxed/simple; bh=FAs8FARx+cxXshtT1G3eyaUwce94q6WtqlkaI/wD0F0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=aECKor19QNpzDdQUSI0eQVR8yZB+TxpLjzw3dyazQSuDYWwUYP7Q+g9lwvNGRnZw/+TMO+3cY9zr9lEvvqCYH1E/MOILT3I9ReuHPS69Lw+EwBFBL9uy2s6ZkuDGJ0rbCdkz8x4KWbZcoM1/9dw+gl1H5G1rxJ/gG4VX9MK6lYM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b=aeWb2JZR; arc=none smtp.client-ip=209.85.160.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b="aeWb2JZR" Received: by mail-qt1-f175.google.com with SMTP id d75a77b69052e-535d60d850cso8247501cf.0 for ; Mon, 12 Oct 2026 08:24:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1791818657; x=1792423457; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=PwS2JWiifJl/LCUFtVBsdg9yFnf1edVgUOPRPwnRtcg=; b=aeWb2JZRS5DP82WxLldA5kMJ/DXPL2AItlT/rStns8HJEeQhn4pBJfj4j1wEy8LfXP 9ycYVBYjFlm/8XJCdXOhNSVrwTGTgFsJ2KLM9by0DV4lBcGFkU2i1VR6l6TyVvLJ/3hW CwdiuyKV8bntqnB16c7XR8dsdlBkoOLNZ2jCd+g0E+W1/BxPwoYD5XRNmxibjX7SOjtR +/uomhG6m1+rH52ZjK8ej+L3miYI3YRy0S57iFnG6Q53Ea6jVKvXqii1v56tJz0OwO/7 /IsXOKNUMyTxZv5B/+NzblNAVS+9u/eXManW6VEpTpyCUJdqfkY1rhVNyYX3ksbFTvFd FcoA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1791818657; x=1792423457; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=PwS2JWiifJl/LCUFtVBsdg9yFnf1edVgUOPRPwnRtcg=; b=EueECMWGcbgrBGFh1OIqFoYIOV0Ddi7O/BuO10jyP4ElAPIq0bPf/qYpK59al75XCl 65C3aM15cEalx3n0KPcgORcviE42aG86A/xIDM7DNz3OqTW6ccebTuN7XOp6FR5MQolW Fj+co0xJIKt2mhhrTDPFTN9bJPbJhBt7vy4+X6frUb6jF3TN5wfPIZQVBTeEU7q1P0dw tBS3zW8U9N37Q0a5nr7sai8Cy46pbZKe0jygytwef85V8TuaRz4r9KeTw8rg2sNNhOxJ aFFIS6Z46Sd8sQTZbj+5kfVm2HRURckw3c7pgToy9l3G/uBdtVHyHvwUu9cEldBehJ0c QmLA== X-Forwarded-Encrypted: i=1; AKwUvBxOk/NJ0/M7jmw18BdJcC0F9OboBFfnxgvCCE3oUSSpbFSqzdMQbfE14U3d5XPmaauvFPJvuml6Ch4MhHjN@vger.kernel.org X-Gm-Message-State: AFq9FYJZ45+b8wrcAkTBLeQbcBX+Vwr/D6pVI7dqJI0POALjqv/dUvM7 z4wUJiGO4VL60VHY3fakZMQRUID5/VuFhuMdL9cY/vQrIO9/HxQ0Ow33oq51lI2fYUE= X-Gm-Gg: AYBFou3ZtV0j2Lgav69jgfYuB6Tc+D8uAeGPk68lV/6bNucinCr68U8StpEkU/T63uu duCYz2ucMuWpWSSlE4SF83q0uNWPiqLC97g1QjugRZOYl968mlVJ89U7Kjg1muGdl4f8mmyJsGM Y1cft6p75j3c5TXyYXpTzR1MMmeWZbv3OpTNgeGh8BqdJLHz0A6QwDvcHV5gAxZ5+EsKcwIXN26 iB1X/RzJEqrsU90oCykQE8jTTie5U17A4Ul96RrbM2083MExHZVw9fOU/RtLDNqt9fOSVsboN+m P9gkW/I4u3rjRNWKaG5xdpAqVb29HC/nrdwi7FFUJRvwmQvTjHwp6C55isgDiRKBUJo4vd/nXgg phWCw+L+lLZ3S89DuCblcygNlkbAuokubdneeVhouH5NQmn0ZL2eDiCuK5vJkBL/QuG7osmLpZW VlOJiwNlZ4ueQ34szF7leDjlfqQhKhA1zwnnDu60jqNWVix4oU2XKxBDz6oYfsYspykhLcwK2Vt VYg X-Received: by 2002:ac8:6103:0:b0:535:a5f7:d594 with SMTP id d75a77b69052e-535a5f7de61mr145608971cf.35.1791818656922; Mon, 12 Oct 2026 08:24:16 -0700 (PDT) Received: from zippy.localdomain ([73.62.185.64]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-91b97178de2sm659086d6.0.2026.10.12.08.24.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Oct 2026 08:24:16 -0700 (PDT) From: Alex Elder To: sboyd@kernel.org, bmasney+clk@redhat.com, jbrunet+clk@baylibre.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, andersson@kernel.org, konradybcio@kernel.org Cc: abelvesa@kernel.org, kees@kernel.org, gustavoars@kernel.org, mohd.anwar@oss.qualcomm.com, lorenzo.bianconi@oss.qualcomm.com, danielt@kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-hardening@vger.kernel.org, linux-kernel@vger.kernel.org, Daniel Thompson Subject: [PATCH v3 3/4] arm64: dts: qcom: define a fixed 25 MHz clock Date: Mon, 12 Oct 2026 10:24:06 -0500 Message-ID: <20261012152408.3729237-4-elder@riscstar.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20261012152408.3729237-1-elder@riscstar.com> References: <20261012152408.3729237-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The TC9564 SoC has a single 25 MHz fixed-rate input clock. Add it to the definition associated with the chip. Co-developed-by: Daniel Thompson Signed-off-by: Daniel Thompson Signed-off-by: Alex Elder --- v3: - New patch in this version of the series arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts index 0e3bbdaf4661f..b8d290eed2f38 100644 --- a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts +++ b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts @@ -891,6 +891,12 @@ pcie@0,0 { pinctrl-0 = <&tc9563_resx_n>; pinctrl-names = "default"; + clock-25000000 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <25000000>; + }; + pcie1_switch0_dsp1: pcie@1,0 { reg = <0x20800 0x0 0x0 0x0 0x0>; #address-cells = <3>; -- 2.53.0