From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 27C793064A9 for ; Wed, 15 Oct 2025 08:40:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760517632; cv=none; b=UNaKOt5xdynUaXY4yjys2So+etSnXEyMrJ+tNtFn+1FhRq2EN9DCE7kysUtdZVEtLb9Pk94JnrHoy7foiRb97v/wK+LBNKWGh0WigTZTdOgVxr6xDtguhEcARw1BhGkfmywb4eVH6rGkxyoQjqgJy7A28DDd7wu5qP0bpaQqfzw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760517632; c=relaxed/simple; bh=B1HU4XzpjvLoGBRdWYfuclPmNkqrtuYSBUbFU9qekvQ=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=rTzs9sgVRbJyRsPzsmrISw5prTubgLc8VoDysim5PnohO80HvyZ3H5TAV2hUNTRjxwffajH9OwlhI0Kfcof8ITzf3bX1u9QzZRElymsGBpb3ByqZg7GDRM4qbnG5f6utN1yCxE2Mu1dTnRaZ3kn2p30dHYCgXj+2By4f4W9xMDo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ERA1fabA; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ERA1fabA" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59F2s7Nh024770 for ; Wed, 15 Oct 2025 08:40:30 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= n0NkvLFD9PifIf1hw60K2ieqObK9jLK25z7AF/7XH88=; b=ERA1fabAccWTUBw0 x099SJ2xQXSqXMKDkvMnifMmbAtoioyy27Ov1wDm4ZyxD0asULryHzVitYp5emQG thQtmxFXcJQOSDFaXnJflt4svqCkfI4qZxhEN58skIHKpw7ztJtwN4Nhoi6yPtWR dX6rA98Xv7B/wSUe8MRJl+ZlLK3F/YYkCfXWdORVqVl0UOg/zSKzumSpzWT0ntcO s9wQOOqkWwRuqXYDLywE5Iu4FLfwXJOVrPKzCi3f/EjWGwZvMEeY6AxEPoDD8Osu 5vrS428dbhoSQP24kRHe+Cx5JC7TsJZ+J9PIebXlpVu/xbQsORGnApQYtxWffTGh RudgCQ== Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49qff0up39-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Wed, 15 Oct 2025 08:40:30 +0000 (GMT) Received: by mail-pf1-f200.google.com with SMTP id d2e1a72fcca58-781253de15aso18458771b3a.2 for ; Wed, 15 Oct 2025 01:40:30 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760517629; x=1761122429; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=n0NkvLFD9PifIf1hw60K2ieqObK9jLK25z7AF/7XH88=; b=mo9lRcLLvoBKZE8NOaPW1A+54ZhiH9ZbngKzCbldtiZZiJlImgl8F7zD4kaifQ1B+D 29TShIMpF1SylUL9YWFPLzRi2GPUOzo1vO1VyN272MkMG/scdAYIjCC7qYweZ0ve3Xyy 92tGUvV49POdEo29+FFvRcYIRFvSZf5BzEnAeo4T5J46OMBt5KQwgbaeLZn8ndQ8V8IK uhdCXxrG9ZX3+X+2EEBhHTO+Dui+4e/pRDXVHm5CNNQaYDZdtBYU5pCrECgweN4BY2+j qXyaO9hnqm+LdX1DovNQiA+m2cenlBlUzNqLyBggwGWjcdZdMtlWXaJLjVNp8SDwkNQr sQcw== X-Forwarded-Encrypted: i=1; AJvYcCU2hoJtmiJzdtQ45uKCPQU1GPNWoPPCMKNXJgXrO8HeB1gSlvTMq2S6KelV8S25+cuae607t0hx2E1NyQHZ@vger.kernel.org X-Gm-Message-State: AOJu0YxkSCckpBo28rF9koY4vX/Ad/IoLsRKZRgRCh/LYSF4VfH7wWhm euw/K+9IdK35hkKa0j0oAAjhLQXTMwh03j1blVgRhddwNmj+M1aO1EtdgH5+89w9iehq/PfOYCy //h6x4mkMOcAq6cNJEGOvEiCy5zVcMoodI3MefXkSQxNHAmxG/HV6tDLK9H6M2e5Kbbue X-Gm-Gg: ASbGncsVvRYZYf3xlzt8QLmMkJR+aEiP3RGRs2hAybbgIZQD+LzodSgoZhtFHTZxyCN x8NC+TOL82xTX4fKmI5Ou5oUhG/9BPqmgYe9wZzuk58WKlHoGKcb+DrpRQxN/8hI9UtyYU+bpGt 65HwsAQjCvYxprBBYI71gj2lw9q4oS852cr/1bmtyfNC6JJ81S9hgYUw1JQs8o9u1leLOtDnHFz sVCZN0lbVNNqjEvDN/sJd/PbupzGuAeE2r2padimgS5EJH5jIQA0Cmn+PRvc/1GbM1dVbJC/5Sd fa/JvzDkL2ecLWWMcja3bixOJklIsi/05aB1pOO0Fmn/meV0HIRzkrLreMEDeRkhV9sgxhA= X-Received: by 2002:a05:6a00:4c11:b0:79a:905a:8956 with SMTP id d2e1a72fcca58-79a905a955bmr19850801b3a.14.1760517629499; Wed, 15 Oct 2025 01:40:29 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHkvRS9mqkw4xAmKHSN24pxFC4rUHTz/FMp8QKwR3Q9/4/dkq/owOCSgKDO0abpL3A0/sRbMw== X-Received: by 2002:a05:6a00:4c11:b0:79a:905a:8956 with SMTP id d2e1a72fcca58-79a905a955bmr19850757b3a.14.1760517628915; Wed, 15 Oct 2025 01:40:28 -0700 (PDT) Received: from [10.92.210.195] ([202.46.23.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-7992d0e198bsm17833032b3a.60.2025.10.15.01.40.19 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 15 Oct 2025 01:40:28 -0700 (PDT) Message-ID: <2bc64bc2-97ac-4a08-9721-7d39c665a95a@oss.qualcomm.com> Date: Wed, 15 Oct 2025 14:10:17 +0530 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v16 03/14] power: reset: reboot-mode: Add support for 64 bit magic To: Shivendra Pratap , Bartosz Golaszewski , Bjorn Andersson , Sebastian Reichel , Rob Herring , Sudeep Holla , Souvik Chakravarty , Krzysztof Kozlowski , Conor Dooley , Andy Yan , Mark Rutland , Lorenzo Pieralisi , Arnd Bergmann , Konrad Dybcio , cros-qcom-dts-watchers@chromium.org, Vinod Koul , Catalin Marinas , Will Deacon , Florian Fainelli , Moritz Fischer , John Stultz , Matthias Brugger , Krzysztof Kozlowski Cc: Dmitry Baryshkov , Mukesh Ojha , Stephen Boyd , Andre Draszik , Kathiravan Thirumoorthy , linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, Elliot Berman , Srinivas Kandagatla , Umang Chheda References: <20251015-arm-psci-system_reset2-vendor-reboots-v16-0-b98aedaa23ee@oss.qualcomm.com> <20251015-arm-psci-system_reset2-vendor-reboots-v16-3-b98aedaa23ee@oss.qualcomm.com> Content-Language: en-US From: Nirmesh Kumar Singh In-Reply-To: <20251015-arm-psci-system_reset2-vendor-reboots-v16-3-b98aedaa23ee@oss.qualcomm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDExMDAxOCBTYWx0ZWRfX78pKpXFvqYpR dqIN5TLEEGTfU8c6ZRvFjrys50YTGry0E/Vwqr+dX69AwvNidX4QU6sSEDOo+vEq6TeuNFD+wXR 6vBO3L5iH7JCRGmiIiQ1iy/QUUp12zF3nK6pJk4v5SBLlr1Y5K4jkuk2OCGMm3G/P+kS3FRoxlP jbR+w9Q0/rqecqX1O9m9SZ0xmdsf1m/VMYNqciGIkCfZ03gtnwgm4CFsHeER+En2mCuRRMjSZQ5 rKmIawf4QqqSkbJeyXfD8EvdnKzAo8W3xu3BfEvYkZjmEiz9nTTAua6ZVF2CQiCJmVrKhyHyiXe IwbFN+1nRYnhbeFrBLf58obvesb8NGXfamTtFhkwA== X-Proofpoint-GUID: IC2qvGFiKPOvXOuMOwCLJTz5Dx8yI0kr X-Authority-Analysis: v=2.4 cv=PriergM3 c=1 sm=1 tr=0 ts=68ef5dfe cx=c_pps a=mDZGXZTwRPZaeRUbqKGCBw==:117 a=j4ogTh8yFefVWWEFDRgCtg==:17 a=IkcTkHD0fZMA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=xyQZWzCWjP-v2z6xiYIA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=zc0IvFSfCIW2DFIPzwfm:22 X-Proofpoint-ORIG-GUID: IC2qvGFiKPOvXOuMOwCLJTz5Dx8yI0kr X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-15_04,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 bulkscore=0 phishscore=0 lowpriorityscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510110018 On 10/15/2025 10:08 AM, Shivendra Pratap wrote: > Current reboot-mode supports a single 32-bit argument for any > supported mode. Some reboot-mode based drivers may require > passing two independent 32-bit arguments during a reboot > sequence, for uses-cases, where a mode requires an additional > argument. Such drivers may not be able to use the reboot-mode > driver. For example, ARM PSCI vendor-specific resets, need two > arguments for its operation – reset_type and cookie, to complete > the reset operation. If a driver wants to implement this > firmware-based reset, it cannot use reboot-mode framework. > > Introduce 64-bit magic values in reboot-mode driver to > accommodate dual 32-bit arguments when specified via device tree. > In cases, where no second argument is passed from device tree, > keep the upper 32-bit of magic un-changed(0) to maintain backward > compatibility. > > Update the current drivers using reboot-mode for a 64-bit magic > value. > > Reviewed-by: Umang Chheda > Signed-off-by: Shivendra Pratap > --- > drivers/power/reset/nvmem-reboot-mode.c | 13 +++++++++---- > drivers/power/reset/qcom-pon.c | 11 ++++++++--- > drivers/power/reset/reboot-mode.c | 19 +++++++++++++------ > drivers/power/reset/syscon-reboot-mode.c | 11 ++++++++--- > include/linux/reboot-mode.h | 3 ++- > 5 files changed, 40 insertions(+), 17 deletions(-) Reviewed-by: Nirmesh Kumar Singh Thanks, Nirmesh