From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 372835695 for ; Mon, 23 Feb 2026 09:47:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771840045; cv=none; b=t9S/64LClVtr6JoTotvd2ZGC7IoZc+i1vBywOufphpWAAcoDItv8a3yyrodu4yehVdCRwMFr9X5NExb7pQE1dCjC+2kRdwAAHVdy1lvMi4a4sYHh0A7stkwf7V2hMMuOqto/6eXsWwhNYJHYzfopzYoViX24M6pYHTOWPpuljlM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771840045; c=relaxed/simple; bh=T7jgIDzq75LH1BVBfQBR5o0yqhWSBDWPeJHiCeAT+U0=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=jOMzsK72D2brWBCIuELjGybhyRcKqwnQ8QCPqFbuKprxnTbkOGiTdLGQ38HrjKca9DOPeDqilnKC1nj8fi3puZibkRuKmOgluVHJh8txymx0MOx2329Lv63jTDxKbJCm2ZBtYs1ZzkNr1IK+Jp+610fVRDhlt9KWQrPSqjGgdFE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=HjueE8tq; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=gREy9tKG; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="HjueE8tq"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="gREy9tKG" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61N99Ec21957561 for ; Mon, 23 Feb 2026 09:47:23 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= KwO+1fr5zEomaHCfuDMm48VfoHpn6tGtnTK3q325CmY=; b=HjueE8tqmkAXU8Hg jbvNlhwNnkVq326jmUuKLtSo7bh+rv7AdtEhKJe75EqsNUx3d5uVh371m+QMAYRW L1F3xgB7ePtwkQO84Zdyf3LwUixraj+ANBIEqqES6mrC6szCqzL738HJf/8uQAzP 8qe0nbSUReh2zmjQ96OZ7wELb9a8FIb+Mua4J39T6REC1ZS5xIn6XoEhzNDMdTIE 9VZXqrXi3bmnSAEYjHxn8UBL/1HcntwVJWGwzUUOHPehGOssjTxMDWMvlyVUZa9B YOBq3KCjETaaedcMmPdBtbf3q6SYKRm+QZUYpLJWsPCU7P3GFHJhWkLlBzf0DydK LX/dTA== Received: from mail-pj1-f69.google.com (mail-pj1-f69.google.com [209.85.216.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cf5vum5af-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 23 Feb 2026 09:47:22 +0000 (GMT) Received: by mail-pj1-f69.google.com with SMTP id 98e67ed59e1d1-35679eb61b5so2575540a91.0 for ; Mon, 23 Feb 2026 01:47:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1771840038; x=1772444838; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=KwO+1fr5zEomaHCfuDMm48VfoHpn6tGtnTK3q325CmY=; b=gREy9tKGw+67wUsHsCmzxeRqKVYkH1kvj6SeI6mjh7dFfRxaxS4gCSBCZNc9G0AQ/K 6W9AXnusjdrZlDWLxlVn27VeD7q6Rn3y0PsgYNylZ4uPw+109HM1tsA5T3tRyI8HHkEl e44mfb2wCWOWD2fGn33Z+yXRt7KsFuDcqih/EoAVULr3YfmJjEuZoBYblw+lXMS6oitf dt3A98qi3G2n1Am0roCqvkVyryEMfNQVBApXCXYjCzGEBkZmHQdnfYqz7unNzNqxx3H+ 40ZlxEP2/i8sBkUa79xVUYbGTuLxsMB/0m/O/1O59uEDJ00d0oDwRivF9CG3YyvdKiwt aTpg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771840038; x=1772444838; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=KwO+1fr5zEomaHCfuDMm48VfoHpn6tGtnTK3q325CmY=; b=Caq9nlJr0CbxhDd2AHEsfCm+lVZ6xwLk6dIhy9o1o/DpvfJYS6D6SJ9qceCVxhz5Zt 9ebTb/YebeGJK/0umfiRf7hiHu9g5ErVNOr3Ib7y+K7tJ8J0uiyWK8vazgBI0VOwlbNF jknipRkLx9SM/vrSDSGFBtM2l7oXZWt21r3t3uFNOTCpHedyATocr/z/GlGvGbP6PDdF FdPbxCfCixDJgL+EdUxYB9j7n6Oe2lxxZchJFIBIESmMxPqFJrIq94FwZnf+AaxOx2vi f+sVxGtRreUKz0nXV/mId0sFQD6+ltdTef0/E9vkl91Uw3xzftIPBqWSSJnXCLEDEYeG aasA== X-Forwarded-Encrypted: i=1; AJvYcCXZ3WPIcy4xRWgfOfJmGBd36kRKewz2TTW/W3+dOb7x/7F9lw76IaGKriHZX+Oi2qtKFdjkPh2UniKjpV81@vger.kernel.org X-Gm-Message-State: AOJu0YxZJK8DZfVNpjmUkH6YcfJhK119NjNjL4iTpUv1smLrHzp3ph7a oj/auWgvvcmxcu0Q2rDgkwPT9TY4SQ5vpMeN/ckkgc05cA1wj8ue7BbHsgpQ56S6HTAsxfG1KJb 20ukRh17o7W0/z1Smh5f6lI2PyCJNqEAP5vSLwLNpZ0p64V6ImPHOGEZHYna3R9fVaGEA X-Gm-Gg: ATEYQzw6x7p6AS4yUmYQaZsXeUYNXnEwfMBkuViEi10kA8iSUQyDgv0Hnc7U8b/U1cQ J6zJ2YTOn2h92wkTZz/ak4OztxlOIhyihCJ5ycNp4h9tqUX075c+TwbsTzi1A+61cKHNdHuVVsI ORf5ms+kP5U+RVoKQCtQr/ixC2YIqnlp6N9ACp1psu826hWZ+F0uBqaBkEkV+HD/tjxkkjEwy83 L1cBiAcdR1NgWMGNkcuHm9OdkdOcqdbYHds/JvwaKryz2lSfHd3A6PzrEAL12MHWOBKeM8978FW GcFPE3JrsU9s8EJMnom2SJLLoDdR+giVpRsqmZcH/JkJ0aeSpJbzNlCVaf5g+uh0zkPLgIjclc5 RTiYMjUm5bdyu1+WZ+v5l6w9WB9MARLyAGrlLY1ppYGHNk21aEQ== X-Received: by 2002:a17:903:a90:b0:2aa:df82:ed85 with SMTP id d9443c01a7336-2ad744020c8mr55134925ad.1.1771840037650; Mon, 23 Feb 2026 01:47:17 -0800 (PST) X-Received: by 2002:a17:903:a90:b0:2aa:df82:ed85 with SMTP id d9443c01a7336-2ad744020c8mr55134755ad.1.1771840037123; Mon, 23 Feb 2026 01:47:17 -0800 (PST) Received: from [10.218.41.33] ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2ad7500e062sm95689845ad.48.2026.02.23.01.47.12 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 23 Feb 2026 01:47:16 -0800 (PST) Message-ID: <4ae0dd46-5f5f-403b-bbc6-1094159be302@oss.qualcomm.com> Date: Mon, 23 Feb 2026 15:17:11 +0530 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 1/1] arm64: dts: qcom: monaco-evk: Add Interface Plus Mezzanine To: Dmitry Baryshkov Cc: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, richardcochran@gmail.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, mohd.anwar@oss.qualcomm.com, krishna.chundru@oss.qualcomm.com, monish.chunara@oss.qualcomm.com References: <20260222173545.3627478-1-umang.chheda@oss.qualcomm.com> <20260222173545.3627478-2-umang.chheda@oss.qualcomm.com> Content-Language: en-US From: Umang Chheda In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Authority-Analysis: v=2.4 cv=AL4GpdX7 c=1 sm=1 tr=0 ts=699c222a cx=c_pps a=vVfyC5vLCtgYJKYeQD43oA==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=qcs3DPJq9xOX7KLmAGAA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=rl5im9kqc5Lf4LNbBjHf:22 X-Proofpoint-GUID: G5ojsymjMwIOZBkGU-e6D5aUrQ_MQNMY X-Proofpoint-ORIG-GUID: G5ojsymjMwIOZBkGU-e6D5aUrQ_MQNMY X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjIzMDA4NCBTYWx0ZWRfXwWXl/aCSV8Re 6KDVk+dIWKGNTpqnA6L8icNCpFAClcFJ+iHdVrhW5C/v5McEaLlpcZ1cuP4qii6G8AvwVeCYtO7 7URdJbQxtOrsiItcCEFqVPj/tD4Q5B8F1B9hvL7aDRsuk2goHbb4Jq2T19iyh7DLk3Weui7VvQe yPSzORQimPIuBdkAx8yl0DOpxeK1wscaSvMJvQLDGf+QCd+7/Q9kH3QXy+58dUsOQK0qfcO0EGb NV/g/7XBOgkXxJl1v+MKme/P+fJde9CU4Zgxu4ZxGZLLweuKgW06seopYZ4XSeTVIzXd4ezbEcN zPYA9wLaLZvumRvmqg0UXK+WkymmF3+bC8vHJO53zUQLub7svkMoii6315T8uoxSI0YW3sCjYe/ btACe9QVLkFWEFeak69WsFA0SsIBrC8ncjPwLRP/W6JMV29XKXqCswA957v2OoRbddC0EjMgBmU GfLePj2/G+Ccooi0MDQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-23_01,2026-02-20_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 malwarescore=0 bulkscore=0 impostorscore=0 phishscore=0 clxscore=1015 suspectscore=0 priorityscore=1501 adultscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2602230084 Hello Dmitry, On 2/22/2026 11:57 PM, Dmitry Baryshkov wrote: > On Sun, Feb 22, 2026 at 11:05:45PM +0530, Umang Chheda wrote: >> The Interface Plus [IFP] Mezzanine is an hardware expansion add-on >> board designed to be stacked on top of Monaco EVK. >> >> It has following peripherals : >> >> - 4x Type A USB ports in host mode. >> - TC9563 PCIe switch, which has following three downstream ports (DSP) : >> - 1st DSP connects M.2 E-key connector for connecting WLAN endpoints. > Nit: routed to? Is that M.2 only suitable for WLANs? What is "WLAN > endpoints"? > routed to? If I understand correctly - you mean change string "connects M.2 E-Key connector" to "routed to M.2 E-Key connector" ?   > Is that M.2 only suitable for WLANs? Yes, this is suitable only for the WLAN module. > What is "WLAN endpoints"? I Agree this is misleading - will change this to "WLAN module" > >> - 2nd DSP connects M.2 B-key connector for connecting cellular >> modems. >> - 3rd DSP with support for Dual Ethernet ports. >> - EEPROM. >> - LVDS Display. >> - 2*mini DP. >> >> Add support for following peripherals : >> - TC9563 PCIe Switch. >> - EEPROM. > If there is an onboard USB hub, please describe it here. Also, what is > the story of mini DP ports? If they are to be enabled later, please > mention, why. > If there is an onboard USB hub, please describe it here. Ack, Since there are no DT changes required to enable USB Hub I did not mention. will mention it here in the next patch. > Also, what is the story of mini DP ports? There is a H/W issue being is being debugged for mini DP ports - Hence did not mention. > If they are to be enabled later, please mention, why. Ack > >> Written with inputs from : >> Krishna Chaitanya Chundru - PCIe >> Monish Chunara - EEPROM. >> >> Signed-off-by: Umang Chheda >> Reviewed-by: Dmitry Baryshkov >> --- >> arch/arm64/boot/dts/qcom/Makefile | 4 + >> .../dts/qcom/monaco-evk-ifp-mezzanine.dtso | 184 ++++++++++++++++++ >> 2 files changed, 188 insertions(+) >> create mode 100644 arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso >> >> diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/Makefile >> index f80b5d9cf1e8..9d298e7e8a90 100644 >> --- a/arch/arm64/boot/dts/qcom/Makefile >> +++ b/arch/arm64/boot/dts/qcom/Makefile >> @@ -45,6 +45,10 @@ lemans-evk-el2-dtbs := lemans-evk.dtb lemans-el2.dtbo >> dtb-$(CONFIG_ARCH_QCOM) += lemans-evk-el2.dtb >> dtb-$(CONFIG_ARCH_QCOM) += milos-fairphone-fp6.dtb >> dtb-$(CONFIG_ARCH_QCOM) += monaco-evk.dtb >> + >> +monaco-evk-ifp-mezzanine-dtbs := monaco-evk.dtb monaco-evk-ifp-mezzanine.dtbo >> + >> +dtb-$(CONFIG_ARCH_QCOM) += monaco-evk-ifp-mezzanine.dtb >> dtb-$(CONFIG_ARCH_QCOM) += msm8216-samsung-fortuna3g.dtb >> dtb-$(CONFIG_ARCH_QCOM) += msm8916-acer-a1-724.dtb >> dtb-$(CONFIG_ARCH_QCOM) += msm8916-alcatel-idol347.dtb >> diff --git a/arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso b/arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso >> new file mode 100644 >> index 000000000000..f0572647200c >> --- /dev/null >> +++ b/arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso >> @@ -0,0 +1,184 @@ >> +// SPDX-License-Identifier: BSD-3-Clause >> +/* >> + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. >> + */ >> + >> +/dts-v1/; >> +/plugin/; >> + >> +#include >> + >> +&{/} { >> + model = "Qualcomm Technologies, Inc. Monaco-EVK IFP Mezzanine"; >> + >> + vreg_0p9: regulator-vreg-0p9 { > Are all these regulators a part of the mezzanine? Yes, all these regulators are part of mezzanine board. > >> + compatible = "regulator-fixed"; >> + regulator-name = "VREG_0P9"; >> + >> + regulator-min-microvolt = <900000>; >> + regulator-max-microvolt = <900000>; >> + regulator-always-on; >> + regulator-boot-on; >> + >> + vin-supply = <&vreg_3p3>; >> + }; >> + >> + vreg_1p8: regulator-vreg-1p8 { >> + compatible = "regulator-fixed"; >> + regulator-name = "VREG_1P8"; >> + >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <1800000>; >> + regulator-always-on; >> + regulator-boot-on; >> + >> + vin-supply = <&vreg_4p2>; >> + }; >> + >> + vreg_3p3: regulator-vreg-3p3 { >> + compatible = "regulator-fixed"; >> + regulator-name = "VREG_3P3"; >> + >> + regulator-min-microvolt = <3300000>; >> + regulator-max-microvolt = <3300000>; >> + regulator-always-on; >> + regulator-boot-on; >> + >> + vin-supply = <&vreg_4p2>; >> + }; >> + >> + vreg_4p2: regulator-vreg-4p2 { >> + compatible = "regulator-fixed"; >> + regulator-name = "VREG_4P2"; >> + >> + regulator-min-microvolt = <4200000>; >> + regulator-max-microvolt = <4200000>; >> + regulator-always-on; >> + regulator-boot-on; >> + >> + vin-supply = <&vreg_sys_pwr>; >> + }; >> + >> + vreg_sys_pwr: regulator-vreg-sys-pwr { >> + compatible = "regulator-fixed"; >> + regulator-name = "VREG_SYS_PWR"; >> + >> + regulator-min-microvolt = <24000000>; >> + regulator-max-microvolt = <24000000>; >> + regulator-always-on; >> + regulator-boot-on; > ... supplied from what? This regulator is supplied directly from the DC Power adapter. > >> + }; >> +}; >> + >> +&i2c15 { >> + #address-cells = <1>; >> + #size-cells = <0>; >> + >> + eeprom1: eeprom@52 { >> + compatible = "giantec,gt24c256c", "atmel,24c256"; >> + reg = <0x52>; >> + pagesize = <64>; >> + >> + nvmem-layout { >> + compatible = "fixed-layout"; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + }; >> + }; >> +}; >> + >> +&pcie0 { >> + iommu-map = <0x0 &pcie_smmu 0x0 0x1>, >> + <0x100 &pcie_smmu 0x1 0x1>, >> + <0x208 &pcie_smmu 0x2 0x1>, >> + <0x210 &pcie_smmu 0x3 0x1>, >> + <0x218 &pcie_smmu 0x4 0x1>, >> + <0x300 &pcie_smmu 0x5 0x1>, >> + <0x400 &pcie_smmu 0x6 0x1>, >> + <0x500 &pcie_smmu 0x7 0x1>, >> + <0x501 &pcie_smmu 0x8 0x1>; >> +}; >> + >> +&pcieport0 { >> + #address-cells = <3>; >> + #size-cells = <2>; >> + >> + pcie@0,0 { >> + compatible = "pci1179,0623"; >> + reg = <0x10000 0x0 0x0 0x0 0x0>; >> + #address-cells = <3>; >> + #size-cells = <2>; >> + >> + device_type = "pci"; >> + ranges; >> + bus-range = <0x2 0xff>; >> + >> + vddc-supply = <&vreg_0p9>; >> + vdd18-supply = <&vreg_1p8>; >> + vdd09-supply = <&vreg_0p9>; >> + vddio1-supply = <&vreg_1p8>; >> + vddio2-supply = <&vreg_1p8>; >> + vddio18-supply = <&vreg_1p8>; >> + >> + i2c-parent = <&i2c15 0x77>; >> + >> + resx-gpios = <&tlmm 124 GPIO_ACTIVE_LOW>; >> + >> + pinctrl-0 = <&tc9563_resx_n>; >> + pinctrl-names = "default"; >> + >> + pcie@1,0 { >> + reg = <0x20800 0x0 0x0 0x0 0x0>; >> + #address-cells = <3>; >> + #size-cells = <2>; >> + >> + device_type = "pci"; >> + ranges; >> + bus-range = <0x3 0xff>; >> + }; >> + >> + pcie@2,0 { >> + reg = <0x21000 0x0 0x0 0x0 0x0>; >> + #address-cells = <3>; >> + #size-cells = <2>; >> + >> + device_type = "pci"; >> + ranges; >> + bus-range = <0x4 0xff>; >> + }; >> + >> + pcie@3,0 { >> + reg = <0x21800 0x0 0x0 0x0 0x0>; >> + #address-cells = <3>; >> + #size-cells = <2>; >> + device_type = "pci"; >> + ranges; >> + bus-range = <0x5 0xff>; >> + >> + pci@0,0 { >> + reg = <0x50000 0x0 0x0 0x0 0x0>; >> + #address-cells = <3>; >> + #size-cells = <2>; >> + device_type = "pci"; >> + ranges; >> + }; >> + >> + pci@0,1 { >> + reg = <0x50100 0x0 0x0 0x0 0x0>; >> + #address-cells = <3>; >> + #size-cells = <2>; >> + device_type = "pci"; >> + ranges; >> + }; >> + }; >> + }; >> +}; >> + >> +&tlmm { >> + tc9563_resx_n: tc9563-resx-state { >> + pins = "gpio124"; >> + function = "gpio"; >> + bias-disable; >> + output-high; >> + }; >> +}; >> -- >> 2.34.1 Thanks, Umang