From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 13C2224290C for ; Mon, 24 Feb 2025 20:36:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740429413; cv=none; b=jFUez5EJGjITzve0mZOb/UjLE+zf0/XPImpVJ86aOlz94XbNHEaTJCTmgcqsPdTNtGl4Quje6C/ZLJ09ZMD2Tipx8mSqaz/jseBIk4L7QpzPLHL8xiCdN/RlUYBXjWJtw24aVNbxtGPGY/k/Q8br+twOtqGEGS0Z7+b9jJdYsIE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740429413; c=relaxed/simple; bh=spJMz8cybwEG4kj0VE6B5U0ruf5O+qUd5rYFJUMBCWQ=; h=Message-ID:Date:MIME-Version:Subject:To:References:From: In-Reply-To:Content-Type; b=cBZy0Vy+cLo4+XH3ll+17cTftDglhP0DlHIGpG3C8i8z+PMP+xlMT5CJs/qpAO0MBUgEfdCClb62Arj6T0QgKlSACWrjlVUAUpHKPCtGuK5YTdvPdjZprdAxHyvHDb1BpRR2mk5VyrO+orUskirtfIxCsydUKkGgrvrdy1n3A2g= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=O+T0os6w; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="O+T0os6w" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 51OKOqlc030019 for ; Mon, 24 Feb 2025 20:36:51 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= S91ADhtpxs6R6JlQUcvMy0LmrxiIl6wDfjwaNfgkjTY=; b=O+T0os6wGI6JLnE/ ow9ccrz+RSYHSHtlufp3sy3S6S1eoa/JsDbR2J8XE7DA2W5Rw1Kk6U+kOlDlRbJI xyzhfU34GrQmqONZRwFVS8cw3WJIhk3piN+OVVioTpsNqG24SO5yRrTEPEwhMtUH l7LNlEvtr/QO1IKFllnVza7CNy+4EiiGeSznkw1+yNjQwXzvdc0ietUFD6qoXMfj TRe5L3c5mBmEqD9yv/a7mPmCo83MaKcI/gGAGQNnb7UM9s6kWU3wfiS2a5hVK7RC rXUIJ0Fwcb7llQEZ87gzfTjMEqGuFhNaAoyOIEk7MTBzsM345TxUzk37hKq5We4k hXsVvA== Received: from mail-qv1-f72.google.com (mail-qv1-f72.google.com [209.85.219.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 44y49eemya-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 24 Feb 2025 20:36:51 +0000 (GMT) Received: by mail-qv1-f72.google.com with SMTP id 6a1803df08f44-6e662a02f30so14423636d6.2 for ; Mon, 24 Feb 2025 12:36:51 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740429410; x=1741034210; h=content-transfer-encoding:in-reply-to:from:content-language :references:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=S91ADhtpxs6R6JlQUcvMy0LmrxiIl6wDfjwaNfgkjTY=; b=n1e2Zxdv0Blo52Wts3wsm7yPRUx2qSsK2LXHt4gybV8xWftuUNtIa5YJsbMGwXn14t Qy+r61sWVJ1aIODsmxnI2ftx2RO/V1ufEm1GaQl5S8gcc4p3uJxxJrkzqi5PtK6KwbdU A5HR2+o7I08AjEqEoOThNTkniNAzvZRa0jUNKuC1awk3nTvlicDgxRMGH0QwUzllhhm9 g2yp4lwPpzuG1zclAFryHFwDVB2JjiyplHSQc83r7TjkmQFLnh3Lpu29XhfdziEjGOhu 88E+FSBJ6cDTqdu2vpvYNCdO1PFCiTxnIIC4PRWE26jtYNQSHJw3Y7cEo+rNnbNO/Miw yAOA== X-Forwarded-Encrypted: i=1; AJvYcCX0CDw+hWGtgve6gSZsHNmdrRk30Lkw2SQn+zzhO9PPNwqPweNq0Q6sjROt0ZGgT31vs+xobKX1+XBriKug@vger.kernel.org X-Gm-Message-State: AOJu0Yyod/miDkPC8egyZdq7mO/fhjXntSdn4D4sGI9hl/pL3uYM+Qyr engmpUMTNZTP0KO7z72ZYzsgcjE1HRFajDv6Q49Nj8oTjhF6XNqVhlGQbekU4mNWBGMOUyQ4g+X q4aW2263U1qquuOavtHfSclDLqmZkHJ+tc1efEq2dxNDGgoI+O2iZiT6Ez+YgxYtX X-Gm-Gg: ASbGncvlj7t0k+FtyisoLuVct6Ev+PycN/KiEnjO6GuPJEu8zmbqZ32MC/lwjBq1BsO SzyUys+chr6PK55VO+3aEBUiSSaXsE+vrGUxVDVZ8jlC070+qDd/M+1c7kgpApmnQCpKzmvdmX2 komEupLxtLabAt5yEBqvkO4g0p1KyvZUAr/K/vlSxikT1GMrMh7tq8jliUODkYuabTa2pzx90WC 3DnQ+9wJHpnw4fZcl+8jlhKFkwMVjcdqKmBEUqzPMkSAhOPKX0uhmnMnAeJukxdEO3kFmqbHJZC 7agg+U82714civx8WJSX7qgM4d7kZN2y3GpYkItysNiLz/yrbxjWxOmyXLySXe81Kspi1A== X-Received: by 2002:a05:6214:4105:b0:6e6:68df:6052 with SMTP id 6a1803df08f44-6e6ae84f58fmr71428116d6.5.1740429409771; Mon, 24 Feb 2025 12:36:49 -0800 (PST) X-Google-Smtp-Source: AGHT+IE5X5aTXSZjTNCwyfhhJoCnKQ8bnyt7oV1gk7d6wYB1rVvBboqFH1XnSTew4yYsaig0xB06vg== X-Received: by 2002:a05:6214:4105:b0:6e6:68df:6052 with SMTP id 6a1803df08f44-6e6ae84f58fmr71427946d6.5.1740429409344; Mon, 24 Feb 2025 12:36:49 -0800 (PST) Received: from [192.168.65.90] (078088045245.garwolin.vectranet.pl. [78.88.45.245]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-abed20133f0sm17983766b.90.2025.02.24.12.36.47 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 24 Feb 2025 12:36:48 -0800 (PST) Message-ID: <51ceb7ae-0dbe-4585-a955-e84bcde6c8f9@oss.qualcomm.com> Date: Mon, 24 Feb 2025 21:36:46 +0100 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v1 2/3] arm64: dts: qcom: ipq9574: Enable SPI NAND for ipq9574 To: Md Sadre Alam , andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20250224113742.2829545-1-quic_mdalam@quicinc.com> <20250224113742.2829545-3-quic_mdalam@quicinc.com> Content-Language: en-US From: Konrad Dybcio In-Reply-To: <20250224113742.2829545-3-quic_mdalam@quicinc.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Proofpoint-ORIG-GUID: 84gScbVVn5Ajy8hYyQLdEbWibbfHeMiv X-Proofpoint-GUID: 84gScbVVn5Ajy8hYyQLdEbWibbfHeMiv X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-02-24_10,2025-02-24_02,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 bulkscore=0 impostorscore=0 spamscore=0 mlxlogscore=894 lowpriorityscore=0 mlxscore=0 adultscore=0 malwarescore=0 clxscore=1015 phishscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2502100000 definitions=main-2502240132 On 24.02.2025 12:37 PM, Md Sadre Alam wrote: > Enable SPI NAND support for ipq9574 SoC. > > Signed-off-by: Md Sadre Alam > --- > * Moved out ipq9574-rdp-common.dtsi changes into this patch from > previous patch > --- > .../boot/dts/qcom/ipq9574-rdp-common.dtsi | 43 +++++++++++++++++++ > 1 file changed, 43 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/ipq9574-rdp-common.dtsi b/arch/arm64/boot/dts/qcom/ipq9574-rdp-common.dtsi > index ae12f069f26f..6d1e84301671 100644 > --- a/arch/arm64/boot/dts/qcom/ipq9574-rdp-common.dtsi > +++ b/arch/arm64/boot/dts/qcom/ipq9574-rdp-common.dtsi > @@ -139,6 +139,49 @@ gpio_leds_default: gpio-leds-default-state { > drive-strength = <8>; > bias-pull-up; > }; > + > + qpic_snand_default_state: qpic-snand-default-state { > + clock-pins { > + pins = "gpio5"; > + function = "qspi_clk"; > + drive-strength = <8>; > + bias-disable; > + }; > + > + cs-pins { > + pins = "gpio4"; > + function = "qspi_cs"; > + drive-strength = <8>; > + bias-disable; > + }; > + > + data-pins { > + pins = "gpio0", "gpio1", "gpio2", "gpio3"; > + function = "qspi_data"; > + drive-strength = <8>; > + bias-disable; > + }; > + }; > +}; > + > +&qpic_bam { > + status = "okay"; > +}; > + > +&qpic_nand { > + pinctrl-0 = <&qpic_snand_default_state>; > + pinctrl-names = "default"; > + status = "okay"; Please add a newline before status Reviewed-by: Konrad Dybcio Konrad