From: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
To: Ulf Hansson <ulf.hansson@linaro.org>
Cc: Russell King <linux@arm.linux.org.uk>,
linux-mmc <linux-mmc@vger.kernel.org>,
Chris Ball <chris@printf.net>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
linux-arm-msm@vger.kernel.org,
Linus Walleij <linus.walleij@linaro.org>
Subject: Re: [PATCH v3 07/13] mmc: mmci: add ddrmode mask to variant data
Date: Mon, 26 May 2014 18:06:29 +0100 [thread overview]
Message-ID: <53837495.6030002@linaro.org> (raw)
In-Reply-To: <CAPDyKFpdDOepF6YzKnCZPggbA5F=ZjLmA9-6uTUxF7jeYtyiTw@mail.gmail.com>
On 26/05/14 10:53, Ulf Hansson wrote:
> On 23 May 2014 14:51, <srinivas.kandagatla@linaro.org> wrote:
>> From: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
>>
>> This patch adds ddrmode mask to variant structure giving more flexibility
>> to the driver to support more SOCs which have different datactrl register
>> layout.
>>
>> Without this patch datactrl register is updated with wrong ddrmode mask on non
>> ST SOCs, resulting in card detection failures.
>>
>> Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
>> Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
>> ---
>> drivers/mmc/host/mmci.c | 8 +++++++-
>> 1 file changed, 7 insertions(+), 1 deletion(-)
>>
>> diff --git a/drivers/mmc/host/mmci.c b/drivers/mmc/host/mmci.c
>> index 1385554..dec70d2 100644
>> --- a/drivers/mmc/host/mmci.c
>> +++ b/drivers/mmc/host/mmci.c
>> @@ -59,6 +59,7 @@ static unsigned int fmax = 515633;
>> * is asserted (likewise for RX)
>> * @sdio: variant supports SDIO
>> * @st_clkdiv: true if using a ST-specific clock divider algorithm
>> + * @datactrl_mask_ddrmode: ddr mode mask in datactrl register.
>> * @blksz_datactrl16: true if Block size is at b16..b30 position in datactrl register
>> * @blksz_datactrl4: true if Block size is at b4..b16 position in datactrl
>> * register
>> @@ -76,6 +77,7 @@ struct variant_data {
>> unsigned int datalength_bits;
>> unsigned int fifosize;
>> unsigned int fifohalfsize;
>> + unsigned int datactrl_mask_ddrmode;
>> bool sdio;
>> bool st_clkdiv;
>> bool blksz_datactrl16;
>> @@ -114,6 +116,7 @@ static struct variant_data variant_u300 = {
>> .fifosize = 16 * 4,
>> .fifohalfsize = 8 * 4,
>> .clkreg_enable = MCI_ST_U300_HWFCEN,
>> + .datactrl_mask_ddrmode = MCI_ST_DPSM_DDRMODE,
>> .datalength_bits = 16,
>> .sdio = true,
>> .pwrreg_powerup = MCI_PWR_ON,
>> @@ -126,6 +129,7 @@ static struct variant_data variant_nomadik = {
>> .fifosize = 16 * 4,
>> .fifohalfsize = 8 * 4,
>> .clkreg = MCI_CLK_ENABLE,
>> + .datactrl_mask_ddrmode = MCI_ST_DPSM_DDRMODE,
>> .datalength_bits = 24,
>> .sdio = true,
>> .st_clkdiv = true,
>> @@ -140,6 +144,7 @@ static struct variant_data variant_ux500 = {
>> .fifohalfsize = 8 * 4,
>> .clkreg = MCI_CLK_ENABLE,
>> .clkreg_enable = MCI_ST_UX500_HWFCEN,
>> + .datactrl_mask_ddrmode = MCI_ST_DPSM_DDRMODE,
>> .datalength_bits = 24,
>> .sdio = true,
>> .st_clkdiv = true,
>> @@ -155,6 +160,7 @@ static struct variant_data variant_ux500v2 = {
>> .fifohalfsize = 8 * 4,
>> .clkreg = MCI_CLK_ENABLE,
>> .clkreg_enable = MCI_ST_UX500_HWFCEN,
>> + .datactrl_mask_ddrmode = MCI_ST_DPSM_DDRMODE,
>
> Only the ux500v2 supports DDR mode, using the MCI_ST_DPSM_DDRMODE bit.
Thanks for pointing this out, I was not sure which variants actually
used this bit, so just replicated what was there before this change.
I will add this flag to only ux500v2 in next version.
Thanks,
srini
>
>> .datalength_bits = 24,
>> .sdio = true,
>> .st_clkdiv = true,
>> @@ -800,7 +806,7 @@ static void mmci_start_data(struct mmci_host *host, struct mmc_data *data)
>> }
>>
>> if (host->mmc->ios.timing == MMC_TIMING_UHS_DDR50)
>> - datactrl |= MCI_ST_DPSM_DDRMODE;
>> + datactrl |= variant->datactrl_mask_ddrmode;
>>
>> /*
>> * Attempt to use DMA operation mode, if this
>> --
>> 1.9.1
>>
>
> Kind regards
> Ulf Hansson
>
next prev parent reply other threads:[~2014-05-26 17:06 UTC|newest]
Thread overview: 47+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-05-23 12:49 [PATCH v3 00/13] Add Qualcomm SD Card Controller support srinivas.kandagatla
2014-05-23 12:50 ` [PATCH v3 01/13] mmc: mmci: use NSEC_PER_SEC macro srinivas.kandagatla
2014-05-23 12:50 ` [PATCH v3 02/13] mmc: mmci: convert register bits to use BIT() macro srinivas.kandagatla
2014-05-23 12:51 ` [PATCH v3 03/13] mmc: mmci: Add Qualcomm Id to amba id table srinivas.kandagatla
2014-05-26 9:10 ` Ulf Hansson
2014-05-26 17:00 ` Srinivas Kandagatla
2014-05-27 13:49 ` Srinivas Kandagatla
2014-05-23 12:51 ` [PATCH v3 04/13] mmc: mmci: Add Qcom datactrl register variant srinivas.kandagatla
2014-05-23 12:51 ` [PATCH v3 05/13] mmc: mmci: Add register read/write wrappers srinivas.kandagatla
2014-05-23 12:51 ` [PATCH v3 06/13] mmc: mmci: Qcomm: Add 3 clock cycle delay after register write srinivas.kandagatla
2014-05-26 9:34 ` Ulf Hansson
2014-05-26 17:04 ` Srinivas Kandagatla
2014-05-23 12:51 ` [PATCH v3 07/13] mmc: mmci: add ddrmode mask to variant data srinivas.kandagatla
2014-05-26 9:53 ` Ulf Hansson
2014-05-26 17:06 ` Srinivas Kandagatla [this message]
2014-05-23 12:52 ` [PATCH v3 08/13] mmc: mmci: add 8bit bus support in " srinivas.kandagatla
2014-05-26 10:07 ` Ulf Hansson
2014-05-28 7:27 ` Srinivas Kandagatla
2014-05-28 7:53 ` Linus Walleij
2014-05-23 12:52 ` [PATCH v3 09/13] mmc: mmci: add edge support to data and command out " srinivas.kandagatla
2014-05-23 12:52 ` [PATCH v3 10/13] mmc: mmci: add Qcom specifics of clk and datactrl registers srinivas.kandagatla
2014-05-26 13:05 ` Ulf Hansson
2014-05-26 21:38 ` Srinivas Kandagatla
2014-05-28 9:41 ` Srinivas Kandagatla
2014-05-28 10:03 ` Ulf Hansson
2014-05-23 12:52 ` [PATCH v3 11/13] mmc: mmci: Add support to data commands via variant structure srinivas.kandagatla
2014-05-23 12:52 ` [PATCH v3 12/13] mmc: mmci: add explicit clk control srinivas.kandagatla
2014-05-26 14:21 ` Ulf Hansson
2014-05-26 14:28 ` Ulf Hansson
2014-05-26 22:39 ` Srinivas Kandagatla
2014-05-27 9:32 ` Ulf Hansson
2014-05-27 12:43 ` Srinivas Kandagatla
2014-05-27 14:07 ` Ulf Hansson
2014-05-27 14:14 ` Srinivas Kandagatla
2014-05-28 8:02 ` Linus Walleij
2014-05-28 8:28 ` Srinivas Kandagatla
2014-05-28 10:17 ` Ulf Hansson
2014-05-23 12:53 ` [PATCH v3 13/13] mmc: mmci: Add Qcom specific pio_read function srinivas.kandagatla
2014-05-23 23:28 ` Stephen Boyd
2014-05-28 13:57 ` Srinivas Kandagatla
2014-05-29 7:43 ` Linus Walleij
2014-05-30 1:30 ` Stephen Boyd
2014-05-30 9:00 ` Linus Walleij
2014-05-26 14:34 ` Ulf Hansson
2014-05-26 17:10 ` Srinivas Kandagatla
2014-05-28 8:08 ` Linus Walleij
2014-05-28 8:51 ` Srinivas Kandagatla
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=53837495.6030002@linaro.org \
--to=srinivas.kandagatla@linaro.org \
--cc=chris@printf.net \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=linux@arm.linux.org.uk \
--cc=ulf.hansson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).