From: yuanfang zhang <yuanfang.zhang@oss.qualcomm.com>
To: Mike Leach <mike.leach@linaro.org>
Cc: Suzuki K Poulose <suzuki.poulose@arm.com>,
James Clark <james.clark@linaro.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Mathieu Poirier <mathieu.poirier@linaro.org>,
Leo Yan <leo.yan@linux.dev>,
Alexander Shishkin <alexander.shishkin@linux.intel.com>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
kernel@oss.qualcomm.com, coresight@lists.linaro.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org,
Jie Gan <jie.gan@oss.qualcomm.com>
Subject: Re: [PATCH 00/12] coresight: Add CPU cluster funnel/replicator/tmc support
Date: Thu, 30 Oct 2025 15:51:46 +0800 [thread overview]
Message-ID: <7451a3ae-2b3f-4e07-b93c-0507436d0f33@oss.qualcomm.com> (raw)
In-Reply-To: <CAJ9a7VipQh=y0o+6k=fLMMK408E5eGD6vhY2TKBMm+q63NUiWA@mail.gmail.com>
On 10/29/2025 7:01 PM, Mike Leach wrote:
> Hi,
>
> This entire set seems to initially check the generic power domain for
> a list of associated CPUs, then check CPU state for all other
> operations.
>
> Why not simply use the generic power domain state itself, along with
> the power up / down notifiers to determine if the registers are safe
> to access? If the genpd is powered up then the registers must be safe
> to access?
>
> Regards
>
> Mike
>
Hi Mike,
Hi,
yes, when genpd is powered up then register can be accessed. but have blow problems:
1. pm_runtime_sync can trigger cluster power domian power up notifier but not really
power up the cluster, and not able to distinguish whether it is a real power up notifier
or triggered by pm_runtime_sync.
2. Using the power up/down notifier cannot actively wake up the cluster power,
which results in the components related to this cluster failing to be enabled when the cluster
power off.
3. Using the power up/down notifier for register access does not guarantee
the correct path enablement sequence.
thanks,
yuanfang
> On Tue, 28 Oct 2025 at 06:28, Yuanfang Zhang
> <yuanfang.zhang@oss.qualcomm.com> wrote:
>>
>> This patch series introduces support for CPU cluster local CoreSight components,
>> including funnel, replicator, and TMC, which reside inside CPU cluster
>> power domains. These components require special handling due to power
>> domain constraints.
>>
>> Unlike system-level CoreSight devices, CPU cluster local components share the
>> power domain of the CPU cluster. When the cluster enters low-power mode (LPM),
>> the registers of these components become inaccessible. Importantly, `pm_runtime_get`
>> calls alone are insufficient to bring the CPU cluster out of LPM, making
>> standard register access unreliable in such cases.
>>
>> To address this, the series introduces:
>> - Device tree bindings for CPU cluster local funnel, replicator, and TMC.
>> - Introduce a cpumask to record the CPUs belonging to the cluster where the
>> cpu cluster local component resides.
>> - Safe register access via smp_call_function_single() on CPUs within the
>> associated cpumask, ensuring the cluster is power-resident during access.
>> - Delayed probe support for CPU cluster local components when all CPUs of
>> this CPU cluster are offline, re-probe the component when any CPU in the
>> cluster comes online.
>> - Introduce `cs_mode` to link enable interfaces to avoid the use
>> smp_call_function_single() under perf mode.
>>
>> Patch summary:
>> Patch 1: Adds device tree bindings for CPU cluster funnel/replicator/TMC devices.
>> Patches 2–3: Add support for CPU cluster funnel.
>> Patches 4-6: Add support for CPU cluster replicator.
>> Patches 7-10: Add support for CPU cluster TMC.
>> Patch 11: Add 'cs_mode' to link enable functions.
>> Patches 12-13: Add Coresight nodes for APSS debug block for x1e80100 and
>> fix build issue.
>>
>> Verification:
>>
>> This series has been verified on sm8750.
>>
>> Test steps for delay probe:
>>
>> 1. limit the system to enable at most 6 CPU cores during boot.
>> 2. echo 1 >/sys/bus/cpu/devices/cpu6/online.
>> 3. check whether ETM6 and ETM7 have been probed.
>>
>> Test steps for sysfs mode:
>>
>> echo 1 >/sys/bus/coresight/devices/tmc_etf0/enable_sink
>> echo 1 >/sys/bus/coresight/devices/etm0/enable_source
>> echo 1 >/sys/bus/coresight/devices/etm6/enable_source
>> echo 0 >/sys/bus/coresight/devices/etm0/enable_source
>> echo 0 >/sys/bus/coresight/devicse/etm6/enable_source
>> echo 0 >/sys/bus/coresight/devices/tmc_etf0/enable_sink
>>
>> echo 1 >/sys/bus/coresight/devices/tmc_etf1/enable_sink
>> echo 1 >/sys/bus/coresight/devcies/etm0/enable_source
>> cat /dev/tmc_etf1 >/tmp/etf1.bin
>> echo 0 >/sys/bus/coresight/devices/etm0/enable_source
>> echo 0 >/sys/bus/coresight/devices/tmc_etf1/enable_sink
>>
>> echo 1 >/sys/bus/coresight/devices/tmc_etf2/enable_sink
>> echo 1 >/sys/bus/coresight/devices/etm6/enable_source
>> cat /dev/tmc_etf2 >/tmp/etf2.bin
>> echo 0 >/sys/bus/coresight/devices/etm6/enable_source
>> echo 0 >/sys/bus/coresight/devices/tmc_etf2/enable_sink
>>
>> Test steps for sysfs node:
>>
>> cat /sys/bus/coresight/devices/tmc_etf*/mgmt/*
>>
>> cat /sys/bus/coresight/devices/funnel*/funnel_ctrl
>>
>> cat /sys/bus/coresight/devices/replicator*/mgmt/*
>>
>> Test steps for perf mode:
>>
>> perf record -a -e cs_etm//k -- sleep 5
>>
>> Signed-off-by: Yuanfang Zhang <yuanfang.zhang@oss.qualcomm.com>
>> ---
>> Yuanfang Zhang (12):
>> dt-bindings: arm: coresight: Add cpu cluster tmc/funnel/replicator support
>> coresight-funnel: Add support for CPU cluster funnel
>> coresight-funnel: Handle delay probe for CPU cluster funnel
>> coresight-replicator: Add support for CPU cluster replicator
>> coresight-replicator: Handle delayed probe for CPU cluster replicator
>> coresight-replicator: Update mgmt_attrs for CPU cluster replicator compatibility
>> coresight-tmc: Add support for CPU cluster ETF and refactor probe flow
>> coresight-tmc-etf: Refactor enable function for CPU cluster ETF support
>> coresight-tmc: Update tmc_mgmt_attrs for CPU cluster TMC compatibility
>> coresight-tmc: Handle delayed probe for CPU cluster TMC
>> coresight: add 'cs_mode' to link enable functions
>> arm64: dts: qcom: x1e80100: add Coresight nodes for APSS debug block
>>
>> .../bindings/arm/arm,coresight-dynamic-funnel.yaml | 23 +-
>> .../arm/arm,coresight-dynamic-replicator.yaml | 22 +-
>> .../devicetree/bindings/arm/arm,coresight-tmc.yaml | 22 +-
>> arch/arm64/boot/dts/qcom/x1e80100.dtsi | 885 +++++++++++++++++++++
>> arch/arm64/boot/dts/qcom/x1p42100.dtsi | 12 +
>> drivers/hwtracing/coresight/coresight-core.c | 7 +-
>> drivers/hwtracing/coresight/coresight-funnel.c | 260 +++++-
>> drivers/hwtracing/coresight/coresight-replicator.c | 343 +++++++-
>> drivers/hwtracing/coresight/coresight-tmc-core.c | 396 +++++++--
>> drivers/hwtracing/coresight/coresight-tmc-etf.c | 105 ++-
>> drivers/hwtracing/coresight/coresight-tmc.h | 10 +
>> drivers/hwtracing/coresight/coresight-tnoc.c | 3 +-
>> drivers/hwtracing/coresight/coresight-tpda.c | 3 +-
>> include/linux/coresight.h | 3 +-
>> 14 files changed, 1912 insertions(+), 182 deletions(-)
>> ---
>> base-commit: 01f96b812526a2c8dcd5c0e510dda37e09ec8bcd
>> change-id: 20251016-cpu_cluster_component_pm-ce518f510433
>>
>> Best regards,
>> --
>> Yuanfang Zhang <yuanfang.zhang@oss.qualcomm.com>
>>
>
>
next prev parent reply other threads:[~2025-10-30 7:51 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-28 6:28 [PATCH 00/12] coresight: Add CPU cluster funnel/replicator/tmc support Yuanfang Zhang
2025-10-28 6:28 ` [PATCH 01/12] dt-bindings: arm: coresight: Add cpu cluster tmc/funnel/replicator support Yuanfang Zhang
2025-10-28 9:09 ` Krzysztof Kozlowski
2025-10-29 9:39 ` Mike Leach
2025-10-28 6:28 ` [PATCH 02/12] coresight-funnel: Add support for CPU cluster funnel Yuanfang Zhang
2025-10-28 6:28 ` [PATCH 03/12] coresight-funnel: Handle delay probe " Yuanfang Zhang
2025-10-28 6:28 ` [PATCH 04/12] coresight-replicator: Add support for CPU cluster replicator Yuanfang Zhang
2025-10-28 6:28 ` [PATCH 05/12] coresight-replicator: Handle delayed probe " Yuanfang Zhang
2025-10-28 6:28 ` [PATCH 06/12] coresight-replicator: Update mgmt_attrs for CPU cluster replicator compatibility Yuanfang Zhang
2025-10-28 6:28 ` [PATCH 07/12] coresight-tmc: Add support for CPU cluster ETF and refactor probe flow Yuanfang Zhang
2025-10-28 6:28 ` [PATCH 08/12] coresight-tmc-etf: Refactor enable function for CPU cluster ETF support Yuanfang Zhang
2025-10-28 6:28 ` [PATCH 09/12] coresight-tmc: Update tmc_mgmt_attrs for CPU cluster TMC compatibility Yuanfang Zhang
2025-10-28 6:28 ` [PATCH 10/12] coresight-tmc: Handle delayed probe for CPU cluster TMC Yuanfang Zhang
2025-10-28 6:28 ` [PATCH 11/12] coresight: add 'cs_mode' to link enable functions Yuanfang Zhang
2025-10-28 6:28 ` [PATCH 12/12] arm64: dts: qcom: x1e80100: add Coresight nodes for APSS debug block Yuanfang Zhang
2025-10-28 9:28 ` Konrad Dybcio
2025-10-29 11:01 ` [PATCH 00/12] coresight: Add CPU cluster funnel/replicator/tmc support Mike Leach
2025-10-30 7:51 ` yuanfang zhang [this message]
2025-10-30 9:58 ` Mike Leach
2025-10-31 10:16 ` yuanfang zhang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=7451a3ae-2b3f-4e07-b93c-0507436d0f33@oss.qualcomm.com \
--to=yuanfang.zhang@oss.qualcomm.com \
--cc=alexander.shishkin@linux.intel.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=coresight@lists.linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=james.clark@linaro.org \
--cc=jie.gan@oss.qualcomm.com \
--cc=kernel@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=leo.yan@linux.dev \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mathieu.poirier@linaro.org \
--cc=mike.leach@linaro.org \
--cc=robh@kernel.org \
--cc=suzuki.poulose@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox