From: Jingyi Wang <jingyi.wang@oss.qualcomm.com>
To: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Cc: Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com,
trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, phone-devel@vger.kernel.org,
Tengfei Fan <tengfei.fan@oss.qualcomm.com>
Subject: Re: [PATCH v3 3/5] arm64: dts: qcom: Introduce Kaanapali SoC
Date: Mon, 15 Dec 2025 16:46:28 +0800 [thread overview]
Message-ID: <7ebe3796-0bbb-449a-9c74-50f6907dec49@oss.qualcomm.com> (raw)
In-Reply-To: <drbc2hb5hv36s2bzxaalfnr6lcer7zfyexnya3xpi6ltlhw6et@6gu5s7wfwm26>
On 12/11/2025 1:44 PM, Dmitry Baryshkov wrote:
> On Wed, Dec 10, 2025 at 07:05:04PM -0800, Jingyi Wang wrote:
>> Kaanapali is Snapdragon SoC from Qualcomm.
>>
>> Features added in this patch:
>> - CPUs with PSCI idle states and cpufreq
>> - Interrupt-controller with PDC wakeup support
>> - Timers, TCSR Clock Controllers
>> - Reserved Shared memory
>> - GCC and RPMHCC
>> - TLMM
>> - Interconnect with CPU BWMONs
>> - QuP with UART
>> - SMMU
>> - RPMhPD
>> - UFS with Inline Crypto Engine
>> - LLCC
>> - Watchdog
>> - SD Card
>> - PCIe
>>
>> Written with help from Raviteja Laggyshetty (added interconnect nodes),
>> Taniya Das (added Clock Controllers and cpufreq), Jishnu Prakash
>> (added RPMhPD), Nitin Rawat (added UFS), Gaurav Kashyap (added ICE),
>> Manish Pandey (added SD Card) and Qiang Yu (added PCIe).
>>
>> Co-developed-by: Tengfei Fan <tengfei.fan@oss.qualcomm.com>
>> Signed-off-by: Tengfei Fan <tengfei.fan@oss.qualcomm.com>
>> Signed-off-by: Jingyi Wang <jingyi.wang@oss.qualcomm.com>
>> ---
>> arch/arm64/boot/dts/qcom/kaanapali.dtsi | 1606 +++++++++++++++++++++++++++++++
>> 1 file changed, 1606 insertions(+)
>>
>> +
>> + reserved-memory {
>> + #address-cells = <2>;
>> + #size-cells = <2>;
>> + ranges;
>> +
>> + pdp_mem: pdp-region@81300000 {
>
> please drop -region, please be consistent
>
>> + reg = <0x0 0x81300000 0x0 0x100000>;
>> + no-map;
>> + };
>> +
>> + aop_cmd_db_mem: aop-cmd-db@81c60000 {
>> + compatible = "qcom,cmd-db";
>> + reg = <0x0 0x81c60000 0x0 0x20000>;
>> + no-map;
>> + };
>> +
>> + smem_mem: smem@81d00000 {
>> + compatible = "qcom,smem";
>> + reg = <0x0 0x81d00000 0x0 0x200000>;
>> + hwlocks = <&tcsr_mutex 3>;
>> + no-map;
>> + };
>> +
>> + pdp_ns_shared_mem: pdp-ns-shared-region@81f00000 {
>
> please drop -region
>
>> + reg = <0x0 0x81f00000 0x0 0x100000>;
>> + no-map;
>> + };
>> +
>
>> +
>> + pcie0: pcie@1c00000 {
>> + device_type = "pci";
>> + compatible = "qcom,kaanapali-pcie", "qcom,pcie-sm8550";
>> + reg = <0 0x01c00000 0 0x3000>,
>
> 0x0 instead of 0 (here and in other reg entries).
>
>> + <0 0x40000000 0 0xf1d>,
>> + <0 0x40000f20 0 0xa8>,
>> + <0 0x40001000 0 0x1000>,
>> + <0 0x40100000 0 0x100000>,
>> + <0 0x01c03000 0 0x1000>;
>> + reg-names = "parf",
>> + "dbi",
>> + "elbi",
>> + "atu",
>> + "config",
>> + "mhi";
>> + #address-cells = <3>;
>> + #size-cells = <2>;
>> + ranges = <0x01000000 0 0x00000000 0 0x40200000 0 0x100000>,
>
> Also 0x0 here
>
thx, will fix these
Thanks,
Jingyi
>> + <0x02000000 0 0x40300000 0 0x40300000 0 0x23d00000>;
>> +
>
next prev parent reply other threads:[~2025-12-15 8:46 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-12-11 3:05 [PATCH v3 0/5] arm64: dts: qcom: Introduce Kaanapali platform device tree Jingyi Wang
2025-12-11 3:05 ` [PATCH v3 1/5] dt-bindings: arm: qcom: Document Kaanapali SoC and its reference boards Jingyi Wang
2025-12-11 3:05 ` [PATCH v3 2/5] arm64: defconfig: enable clocks, interconnect and pinctrl for Qualcomm Kaanapali Jingyi Wang
2025-12-11 5:31 ` Dmitry Baryshkov
2025-12-11 3:05 ` [PATCH v3 3/5] arm64: dts: qcom: Introduce Kaanapali SoC Jingyi Wang
2025-12-11 5:44 ` Dmitry Baryshkov
2025-12-15 8:46 ` Jingyi Wang [this message]
2025-12-11 3:05 ` [PATCH v3 4/5] arm64: dts: qcom: kaanapali: Add base MTP board Jingyi Wang
2025-12-11 3:05 ` [PATCH v3 5/5] arm64: dts: qcom: kaanapali: Add base QRD board Jingyi Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=7ebe3796-0bbb-449a-9c74-50f6907dec49@oss.qualcomm.com \
--to=jingyi.wang@oss.qualcomm.com \
--cc=aiqun.yu@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=phone-devel@vger.kernel.org \
--cc=robh@kernel.org \
--cc=tengfei.fan@oss.qualcomm.com \
--cc=tingwei.zhang@oss.qualcomm.com \
--cc=trilok.soni@oss.qualcomm.com \
--cc=yijie.yang@oss.qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox