From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F25E2282F15; Tue, 30 Jun 2026 15:09:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782832178; cv=none; b=tWS/qzD2ndA43N1AFxKe4BKR5om9cqWJ0LinJovGM59Vp7018/B6abVhSe68gpeS23UJmk3B7Yv1MSNqjBDYmQX7SQcEn9BXpiChTPtoaV7UpHggNaMkmwhRwm91d4vsmQY0HL0V+Vi6dLM/+ph3S0TZ1B63vU/Lipim6Pyx/Rc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782832178; c=relaxed/simple; bh=KWj5R+S2Dy4FC7k6VAKYIRLxnpFocq9IIV56deniMyY=; h=From:To:Cc:Subject:In-Reply-To:References:Date:Message-ID: MIME-Version:Content-Type; b=miRAjPnfIE1/yhOfqHjj41LS2xaf+v5kOymELSBotOUEt6WURtEV2We5kXFuSiw4eUDOpgDCwZpfLsu+rmQuQ+Nf6+EiWJEMTg75ShuZuAc4PgnqFoRhEU2qV9LIHEtEUZrF+L2ydukhVaQHIR6MLxmWdKxEZMYcGrD1eZdIXtY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=H1SLmrax; arc=none smtp.client-ip=100.103.45.18 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="H1SLmrax" Received: by smtp.kernel.org (Postfix) with ESMTPSA id CCAFE1F000E9; Tue, 30 Jun 2026 15:09:36 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org; s=k20260515; t=1782832177; bh=9A8TkRZZSmLlOK2f5rKGBD3XlOw17nYlH/8X8L5RN6Q=; h=From:To:Cc:Subject:In-Reply-To:References:Date; b=H1SLmraxE7rbAcQEOj/CdR8m6Q9s2MVFIvohLBqBLow+kPkgWF9qirmY+iggQrew9 Ygyl7w4Xg8E3wfP8zLxOoWjGcfOXraxyPqgKt0SFGDHlcisuhQliRe+UsXMLbJpRHA U+HyDCRcDU+hzdoe4V0FJJ0jT8x8ZivBRW8+WZjKquBTrctMbSzUcpa+uJgzv6JRph 4n5FwbLSpbjHeLpIJoWV0M1U/Tmr2si+0sgLXAfQgU/ssveK6XA8cvU/Vf4eTHjvTa HwO5O1ULT4UhUKRg9lDNip/13vJtkOdsm0q5BVCh8AMMv3XZXKt6p9WxXvqjfbMICy IsCxJal7PJr+A== From: Thomas Gleixner To: Maulik Shah , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-gpio@vger.kernel.org, Sneh Mankad , Maulik Shah Subject: Re: [PATCH v3 5/8] irqchip/qcom-pdc: Configure PDC to pass through mode In-Reply-To: <87echoqd7d.ffs@fw13> References: <20260616-hamoa_pdc_v3-v3-0-4d8e1504ea75@oss.qualcomm.com> <20260616-hamoa_pdc_v3-v3-5-4d8e1504ea75@oss.qualcomm.com> <87echoqd7d.ffs@fw13> Date: Tue, 30 Jun 2026 17:09:34 +0200 Message-ID: <87bjcsqd3l.ffs@fw13> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain On Tue, Jun 30 2026 at 17:07, Thomas Gleixner wrote: > On Tue, Jun 16 2026 at 14:55, Maulik Shah wrote: >> + for (int i = 0; i < pdc->region[n].cnt; i++) { >> + if (pdc_pin_is_gpio(i + pdc->region[n].pin_base) && >> + pdc->mode == PDC_SECONDARY_MODE) >> + pdc->clear_gpio(i + pdc->region[n].pin_base); >> + > > Requires guard(irqsave) before >>+ pdc->enable_intr(i + pdc->region[n].pin_base, false); obviously.