From: Jani Nikula <jani.nikula@linux.intel.com>
To: dri-devel@lists.freedesktop.org
Cc: linux-arm-msm@vger.kernel.org, hoegsberg@google.com,
chandanu@codeaurora.org, Abhinav Kumar <abhinavk@codeaurora.org>
Subject: Re: [DPU PATCH v3] Higher values of pclk can exceed 32 bits when multiplied by a factor.
Date: Thu, 07 Jun 2018 15:19:30 +0300 [thread overview]
Message-ID: <87fu1y6b71.fsf@intel.com> (raw)
In-Reply-To: <1527899421-9875-1-git-send-email-abhinavk@codeaurora.org>
On Fri, 01 Jun 2018, Abhinav Kumar <abhinavk@codeaurora.org> wrote:
> Make the pclk_rate u64 to accommodate higher pixel clock
> rates.
>
> Changes in v3:
> - Rebased on top of https://patchwork.kernel.org/patch/10348865/
>
> Signed-off-by: Abhinav Kumar <abhinavk@codeaurora.org>
Please have a look at the output of
$ git log --pretty=%s -- drivers/gpu/drm/msm/dsi/dsi_host.c
to give you an idea how to prefix your commit subject.
Thanks,
Jani.
> ---
> drivers/gpu/drm/msm/dsi/dsi_host.c | 9 ++++++---
> 1 file changed, 6 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/gpu/drm/msm/dsi/dsi_host.c b/drivers/gpu/drm/msm/dsi/dsi_host.c
> index b9f2ef9..596959c 100644
> --- a/drivers/gpu/drm/msm/dsi/dsi_host.c
> +++ b/drivers/gpu/drm/msm/dsi/dsi_host.c
> @@ -669,7 +669,8 @@ static int dsi_calc_clk_rate(struct msm_dsi_host *msm_host, bool is_dual_dsi)
> const struct msm_dsi_cfg_handler *cfg_hnd = msm_host->cfg_hnd;
> u8 lanes = msm_host->lanes;
> u32 bpp = dsi_get_bpp(msm_host->format);
> - u32 pclk_rate;
> + u64 pclk_rate;
> + u64 pclk_bpp;
>
> if (!mode) {
> pr_err("%s: mode not set\n", __func__);
> @@ -689,13 +690,15 @@ static int dsi_calc_clk_rate(struct msm_dsi_host *msm_host, bool is_dual_dsi)
> if (is_dual_dsi)
> pclk_rate /= 2;
>
> + pclk_bpp = pclk_rate * bpp;
> if (lanes > 0) {
> - msm_host->byte_clk_rate = (pclk_rate * bpp) / (8 * lanes);
> + do_div(pclk_bpp, (8 * lanes));
> } else {
> pr_err("%s: forcing mdss_dsi lanes to 1\n", __func__);
> - msm_host->byte_clk_rate = (pclk_rate * bpp) / 8;
> + do_div(pclk_bpp, 8);
> }
> msm_host->pixel_clk_rate = pclk_rate;
> + msm_host->byte_clk_rate = pclk_bpp;
>
> DBG("pclk=%d, bclk=%d", msm_host->pixel_clk_rate,
> msm_host->byte_clk_rate);
--
Jani Nikula, Intel Open Source Graphics Center
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
next prev parent reply other threads:[~2018-06-07 12:19 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-06-02 0:30 [DPU PATCH v3] Higher values of pclk can exceed 32 bits when multiplied by a factor Abhinav Kumar
2018-06-07 12:19 ` Jani Nikula [this message]
2018-06-07 20:52 ` abhinavk
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87fu1y6b71.fsf@intel.com \
--to=jani.nikula@linux.intel.com \
--cc=abhinavk@codeaurora.org \
--cc=chandanu@codeaurora.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=hoegsberg@google.com \
--cc=linux-arm-msm@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox