From: Sasha Levin <sashal@kernel.org>
To: Johan Hovold <johan@kernel.org>
Cc: linux-kernel@vger.kernel.org, stable@vger.kernel.org,
Stephan Gerhold <stephan.gerhold@linaro.org>,
Thomas Gleixner <tglx@linutronix.de>,
Johan Hovold <johan+linaro@kernel.org>,
linux-arm-msm@vger.kernel.org
Subject: Re: [PATCH AUTOSEL 6.13 32/32] irqchip/qcom-pdc: Workaround hardware register bug on X1E80100
Date: Fri, 14 Mar 2025 21:30:40 -0400 [thread overview]
Message-ID: <Z9TYQAwauX3q7WKb@lappy> (raw)
In-Reply-To: <Z7yGLDkI1T4laWBd@hovoldconsulting.com>
On Mon, Feb 24, 2025 at 03:46:04PM +0100, Johan Hovold wrote:
>Hi Sasha,
>
>On Mon, Feb 24, 2025 at 06:16:38AM -0500, Sasha Levin wrote:
>> From: Stephan Gerhold <stephan.gerhold@linaro.org>
>>
>> [ Upstream commit e9a48ea4d90be251e0d057d41665745caccb0351 ]
>>
>> On X1E80100, there is a hardware bug in the register logic of the
>> IRQ_ENABLE_BANK register: While read accesses work on the normal address,
>> all write accesses must be made to a shifted address. Without a workaround
>> for this, the wrong interrupt gets enabled in the PDC and it is impossible
>> to wakeup from deep suspend (CX collapse). This has not caused problems so
>> far, because the deep suspend state was not enabled. A workaround is
>> required now since work is ongoing to fix this.
>
>> Signed-off-by: Stephan Gerhold <stephan.gerhold@linaro.org>
>> Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
>> Tested-by: Johan Hovold <johan+linaro@kernel.org>
>> Link: https://lore.kernel.org/all/20250218-x1e80100-pdc-hw-wa-v2-1-29be4c98e355@linaro.org
>> Signed-off-by: Sasha Levin <sashal@kernel.org>
>
>This one was not marked for backporting on purpose and is not needed in
>older kernels, please drop from all autosel queues.
Will do, thanks!
--
Thanks,
Sasha
prev parent reply other threads:[~2025-03-15 1:30 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <20250224111638.2212832-1-sashal@kernel.org>
2025-02-24 11:16 ` [PATCH AUTOSEL 6.13 32/32] irqchip/qcom-pdc: Workaround hardware register bug on X1E80100 Sasha Levin
2025-02-24 14:46 ` Johan Hovold
2025-03-15 1:30 ` Sasha Levin [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Z9TYQAwauX3q7WKb@lappy \
--to=sashal@kernel.org \
--cc=johan+linaro@kernel.org \
--cc=johan@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=stable@vger.kernel.org \
--cc=stephan.gerhold@linaro.org \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox