From: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
To: Akhil P Oommen <quic_akhilpo@quicinc.com>,
Rob Clark <robdclark@gmail.com>, Sean Paul <sean@poorly.run>,
Konrad Dybcio <konradybcio@kernel.org>,
Abhinav Kumar <quic_abhinavk@quicinc.com>,
Dmitry Baryshkov <dmitry.baryshkov@linaro.org>,
Marijn Suijten <marijn.suijten@somainline.org>,
Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,
Maxime Ripard <mripard@kernel.org>,
Thomas Zimmermann <tzimmermann@suse.de>,
David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Bjorn Andersson <andersson@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org,
freedreno@lists.freedesktop.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
20241104-add_initial_support_for_qcs615-v5-4-9dde8d7b80b0@quicinc.com,
20241022-qcs615-clock-driver-v4-3-3d716ad0d987@quicinc.com,
20240924143958.25-2-quic_rlaggysh@quicinc.com,
20241108-qcs615-mm-clockcontroller-v3-7-7d3b2d235fdf@quicinc.com,
20241108-qcs615-mm-dt-nodes-v1-1-b2669cac0624@quicinc.com,
20241122074922.28153-1-quic_qqzhou@quicinc.com,
Jie Zhang <quic_jiezh@quicinc.com>
Subject: Re: [PATCH v2 3/4] arm64: dts: qcom: qcs615: Add gpu and gmu nodes
Date: Fri, 13 Dec 2024 11:57:17 +0100 [thread overview]
Message-ID: <a44027ee-40d3-4552-8f61-bcab77476f68@oss.qualcomm.com> (raw)
In-Reply-To: <20241213-qcs615-gpu-dt-v2-3-6606c64f03b5@quicinc.com>
On 13.12.2024 11:35 AM, Akhil P Oommen wrote:
> From: Jie Zhang <quic_jiezh@quicinc.com>
>
> Add gpu and gmu nodes for qcs615 chipset.
>
> Signed-off-by: Jie Zhang <quic_jiezh@quicinc.com>
> Signed-off-by: Akhil P Oommen <quic_akhilpo@quicinc.com>
> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
> ---
> arch/arm64/boot/dts/qcom/qcs615.dtsi | 88 ++++++++++++++++++++++++++++++++++++
> 1 file changed, 88 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/qcs615.dtsi b/arch/arm64/boot/dts/qcom/qcs615.dtsi
> index 8df26efde3fd..dee5d3be4aa3 100644
> --- a/arch/arm64/boot/dts/qcom/qcs615.dtsi
> +++ b/arch/arm64/boot/dts/qcom/qcs615.dtsi
> @@ -387,6 +387,11 @@ smem_region: smem@86000000 {
> no-map;
> hwlocks = <&tcsr_mutex 3>;
> };
> +
> + pil_gpu_mem: pil-gpu@97715000 {
> + reg = <0x0 0x97715000 0x0 0x2000>;
> + no-map;
> + };
> };
>
> soc: soc@0 {
> @@ -508,6 +513,89 @@ qup_uart0_rx: qup-uart0-rx-state {
> };
> };
>
> + gpu: gpu@5000000 {
> + compatible = "qcom,adreno-612.0", "qcom,adreno";
> + reg = <0x0 0x05000000 0x0 0x90000>;
> + reg-names = "kgsl_3d0_reg_memory";
> +
> + clocks = <&gpucc GPU_CC_GX_GFX3D_CLK>,
> + <&gcc GCC_DDRSS_GPU_AXI_CLK>,
> + <&gcc GCC_GPU_MEMNOC_GFX_CLK>,
> + <&gpucc GPU_CC_CX_GMU_CLK>,
> + <&gpucc GPU_CC_CXO_CLK>;
> + clock-names = "core",
> + "mem_iface",
> + "alt_mem_iface",
> + "gmu",
> + "xo";
> +
> + interrupts = <GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH>;
> +
> + interconnects = <&gem_noc MASTER_GFX3D QCOM_ICC_TAG_ALWAYS
> + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
> + interconnect-names = "gfx-mem";
> +
> + iommus = <&adreno_smmu 0x0 0x401>;
No LPAC context?
> + operating-points-v2 = <&gpu_opp_table>;
> + power-domains = <&rpmhpd RPMHPD_CX>;
> + qcom,gmu = <&rgmu>;
> +
> + #cooling-cells = <2>;
> +
> + status = "disabled";
> +
> + gpu_zap_shader: zap-shader {
> + memory-region = <&pil_gpu_mem>;
> + };
> +
> + gpu_opp_table: opp-table {
> + compatible = "operating-points-v2";
> +
> + opp-435000000 {
> + opp-hz = /bits/ 64 <435000000>;
> + required-opps = <&rpmhpd_opp_svs>;
> + opp-peak-kBps = <3000000>;
> + };
I'm also seeing 290 MHz @ LOW_SVS
Konrad
next prev parent reply other threads:[~2024-12-13 10:57 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-12-13 10:35 [PATCH v2 0/4] Devicetree changes for QCS615's GPU Akhil P Oommen
2024-12-13 10:35 ` [PATCH v2 1/4] dt-bindings: display/msm: gpu: Document A612 GPU Akhil P Oommen
2024-12-13 10:35 ` [PATCH v2 2/4] dt-bindings: display/msm/gmu: Document RGMU Akhil P Oommen
2024-12-13 10:53 ` Konrad Dybcio
2024-12-13 13:37 ` Akhil P Oommen
2024-12-13 10:35 ` [PATCH v2 3/4] arm64: dts: qcom: qcs615: Add gpu and gmu nodes Akhil P Oommen
2024-12-13 10:57 ` Konrad Dybcio [this message]
2024-12-13 10:35 ` [PATCH v2 4/4] arm64: dts: qcom: qcs615-ride: Enable Adreno 612 GPU Akhil P Oommen
2024-12-13 10:58 ` Konrad Dybcio
2024-12-13 11:23 ` [PATCH v2 0/4] Devicetree changes for QCS615's GPU Akhil P Oommen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=a44027ee-40d3-4552-8f61-bcab77476f68@oss.qualcomm.com \
--to=konrad.dybcio@oss.qualcomm.com \
--cc=20240924143958.25-2-quic_rlaggysh@quicinc.com \
--cc=20241022-qcs615-clock-driver-v4-3-3d716ad0d987@quicinc.com \
--cc=20241104-add_initial_support_for_qcs615-v5-4-9dde8d7b80b0@quicinc.com \
--cc=20241108-qcs615-mm-clockcontroller-v3-7-7d3b2d235fdf@quicinc.com \
--cc=20241108-qcs615-mm-dt-nodes-v1-1-b2669cac0624@quicinc.com \
--cc=20241122074922.28153-1-quic_qqzhou@quicinc.com \
--cc=airlied@gmail.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=freedreno@lists.freedesktop.org \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=maarten.lankhorst@linux.intel.com \
--cc=marijn.suijten@somainline.org \
--cc=mripard@kernel.org \
--cc=quic_abhinavk@quicinc.com \
--cc=quic_akhilpo@quicinc.com \
--cc=quic_jiezh@quicinc.com \
--cc=robdclark@gmail.com \
--cc=robh@kernel.org \
--cc=sean@poorly.run \
--cc=simona@ffwll.ch \
--cc=tzimmermann@suse.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox