linux-arm-msm.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Taniya Das <taniya.das@oss.qualcomm.com>
To: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Cc: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>,
	Pankaj Patil <pankaj.patil@oss.qualcomm.com>,
	Bjorn Andersson <andersson@kernel.org>,
	Konrad Dybcio <konradybcio@kernel.org>,
	Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH 03/24] arm64: dts: qcom: Introduce Glymur base dtsi and CRD dts
Date: Thu, 30 Oct 2025 16:14:43 +0530	[thread overview]
Message-ID: <a52ff3b6-c5f3-48a8-a8d7-812026b0d87e@oss.qualcomm.com> (raw)
In-Reply-To: <gg7srymb2dspk4jeycc5su5gjl434ymgzapqqyqw7yq2marzue@ql27qx2ptuo6>



On 10/29/2025 4:06 PM, Dmitry Baryshkov wrote:
> On Wed, Oct 29, 2025 at 03:30:54PM +0530, Taniya Das wrote:
>>
>>
>> On 9/25/2025 3:46 PM, Konrad Dybcio wrote:
>>>> +		tcsrcc: clock-controller@1fd5044 {
>>>> +			compatible = "qcom,glymur-tcsr";
>>>> +			reg = <0x0 0x1fd5044 0x0 0x48>;
>>> We can map 0x1fd5000 - 0x1fd5094 inclusive, as that seems like a
>>> logical subblock (this would require adjusting the driver)
>>>
>>
>> Konrad, we encountered issues when trying to map regions beyond just the
>> clock reference registers. Normally, we map the entire address range of
>> a clock controller (CC) module in the device tree. However, for TCSRCC
>> where CLKREF_EN registers are located within shared modules like TCSR or
>> TLMM—we don't own the whole address space, and mapping the full range
>> can overlap with other devices.
>> To avoid this, we propose defining the base address as the first
>> register actually used, and the size to only include up to the last
>> register we use. This ensures we only map the relevant subblock,
>> preventing conflicts with other device nodes.
> 
> Then you need to behave slightly differently: map the full range at the
> basic device (TLMM, TCSR, etc.) and then create TCSRCC as a child device
> to that node (and use paren't regmap to access the registers).
> 

Dmitry, I agree that this approach is ideal. However, the current
hardware implementation isn’t consistent across multiple SoCs, which
means the driver design also needs to adapt. Given these differences, we
decided to strictly map only the range of hardware registers that are
actually used for clocks, rather than the entire module.

>>
>> So want to keep the mapping same from the start of clockref clocks.
>>
>>> There's also a laaaarge pool of various TCSR_ registers between
>>> the previous node and this one.. but we can leave that in case we
>>> need to describe it in a specific way some day
>>>> +			#clock-cells = <1>;
>>>> +			#reset-cells = <1>;
>>>> +		};
>>>> +
>>
>> -- 
>> Thanks,
>> Taniya Das
>>
> 

-- 
Thanks,
Taniya Das


  reply	other threads:[~2025-10-30 10:44 UTC|newest]

Thread overview: 131+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-09-25  6:32 [PATCH 00/24] arm64: dts: qcom: Introduce Glymur SoC dtsi and Glymur CRD dts Pankaj Patil
2025-09-25  6:32 ` [PATCH 01/24] dt-bindings: arm: qcom: Document Glymur SoC and board Pankaj Patil
2025-09-25  6:32 ` [PATCH 02/24] arm64: defconfig: Enable Glymur configs for boot to shell Pankaj Patil
2025-09-25 17:31   ` Dmitry Baryshkov
2025-10-08 11:26     ` Pankaj Patil
2025-10-08 12:56       ` Dmitry Baryshkov
2025-09-25  6:32 ` [PATCH 03/24] arm64: dts: qcom: Introduce Glymur base dtsi and CRD dts Pankaj Patil
2025-09-25 10:16   ` Konrad Dybcio
2025-10-29 10:00     ` Taniya Das
2025-10-29 10:36       ` Dmitry Baryshkov
2025-10-30 10:44         ` Taniya Das [this message]
2025-10-30 11:09           ` Dmitry Baryshkov
2025-10-30 17:10             ` Taniya Das
2025-09-25 13:02   ` Marc Zyngier
2025-10-08 11:30     ` Pankaj Patil
2025-09-25 17:44   ` Dmitry Baryshkov
2025-10-08 11:36     ` Pankaj Patil
2025-10-08 15:55       ` Dmitry Baryshkov
2025-10-10  7:50   ` Abel Vesa
2025-09-25  6:32 ` [PATCH 04/24] arm64: dts: qcom: glymur: Add QUPv3 configuration for serial engines Pankaj Patil
2025-09-25 10:18   ` Konrad Dybcio
2025-09-25 17:46     ` Dmitry Baryshkov
2025-10-15 10:28     ` Jyothi Kumar Seerapu
2025-10-15 13:33       ` Dmitry Baryshkov
2025-10-15 14:12         ` Jyothi Kumar Seerapu
2025-10-15 19:53           ` Dmitry Baryshkov
2025-10-20 11:54       ` Konrad Dybcio
     [not found]     ` <5931e2eb-5f2d-49bb-8b9c-b49f77d7fcbf@oss.qualcomm.com>
2025-10-30 10:56       ` Konrad Dybcio
2025-10-11 11:06   ` Abel Vesa
2025-10-11 11:11     ` Abel Vesa
2025-10-12  2:46       ` Krzysztof Kozlowski
2025-10-15 10:33       ` Jyothi Kumar Seerapu
2025-10-11 11:16   ` Abel Vesa
2025-10-15 10:53     ` Jyothi Kumar Seerapu
2025-09-25  6:32 ` [PATCH 05/24] arm64: dts: qcom: glymur: Add cpu idle states Pankaj Patil
2025-09-25 10:25   ` Konrad Dybcio
2025-10-13  9:29     ` Maulik Shah (mkshah)
2025-10-06 14:26   ` Krzysztof Kozlowski
2025-10-08 11:37     ` Pankaj Patil
2025-09-25  6:32 ` [PATCH 06/24] arm64: dts: qcom: glymur: Enable pdp0 mailbox Pankaj Patil
2025-09-25  8:23   ` Krzysztof Kozlowski
2025-09-25 17:06     ` Bjorn Andersson
2025-09-25 18:49       ` Dmitry Baryshkov
2025-09-25 10:29   ` Konrad Dybcio
2025-10-09 10:43     ` Sibi Sankar
2025-10-20 11:51       ` Konrad Dybcio
2025-09-25  6:32 ` [PATCH 07/24] arm64: dts: qcom: glymur: Enable cpu dvfs for CPU scaling Pankaj Patil
2025-09-25  8:06   ` Krzysztof Kozlowski
2025-09-25 17:26   ` Bjorn Andersson
2025-09-25  6:32 ` [PATCH 08/24] arm64: dts: qcom: glymur: Enable ipcc and aoss nodes Pankaj Patil
2025-09-25 11:00   ` Konrad Dybcio
2025-09-25  6:32 ` [PATCH 09/24] arm64: dts: qcom: glymur-crd: Add RPMH regulator rails Pankaj Patil
2025-09-25 11:01   ` Konrad Dybcio
2025-10-15 15:40     ` Kamal Wadhwa
2025-10-20 11:53       ` Konrad Dybcio
2025-09-25 17:09   ` Bjorn Andersson
2025-10-08 11:42     ` Pankaj Patil
2025-10-11 11:31   ` Abel Vesa
2025-10-11 15:56     ` Dmitry Baryshkov
2025-09-25  6:32 ` [PATCH 10/24] arm64: dts: qcom: glymur: Add SPMI PMIC arbiter device Pankaj Patil
2025-09-25 10:31   ` Konrad Dybcio
2025-10-06 14:27   ` Krzysztof Kozlowski
2025-09-25  6:32 ` [PATCH 11/24] arm64: dts: qcom: Add PMCX0102 pmic dtsi Pankaj Patil
2025-09-25  6:32 ` [PATCH 12/24] arm64: dts: qcom: Add SMB2370 " Pankaj Patil
2025-09-25  6:32 ` [PATCH 13/24] arm64: dts: qcom: Update pmh0104 dtsi for Glymur CRD Pankaj Patil
2025-09-25  6:32 ` [PATCH 14/24] arm64: dts: qcom: Update the pmh0110.dtsi for Glymur Pankaj Patil
2025-09-25  8:08   ` Krzysztof Kozlowski
2025-09-25 13:14     ` Dmitry Baryshkov
2025-09-25 13:34       ` Krzysztof Kozlowski
2025-09-25 14:00         ` Konrad Dybcio
2025-09-25 18:57         ` Dmitry Baryshkov
2025-10-08  7:31           ` Kamal Wadhwa
2025-10-08  8:02             ` Krzysztof Kozlowski
2025-10-08 11:25               ` Krzysztof Kozlowski
2025-10-10 11:26                 ` Kamal Wadhwa
2025-10-08  9:15             ` Konrad Dybcio
2025-10-10 12:08               ` Aiqun(Maria) Yu
2025-09-25  6:32 ` [PATCH 15/24] arm64: dts: qcom: glymur: Add PMICs dtsi for CRD Pankaj Patil
2025-09-25  6:32 ` [PATCH 16/24] arm64: boot: dts: glymur-crd: Add Volume down/up keys support Pankaj Patil
2025-09-25 11:16   ` Konrad Dybcio
2025-10-01 13:48     ` Kamal Wadhwa
2025-10-06  8:56       ` Konrad Dybcio
2025-10-06 14:28   ` Krzysztof Kozlowski
2025-09-25  6:32 ` [PATCH 17/24] arm64: dts: qcom: glymur-crd: Avoid RTC probe failure Pankaj Patil
2025-09-25  8:11   ` Krzysztof Kozlowski
2025-10-01 12:23     ` Kamal Wadhwa
2025-10-06 14:28       ` Konrad Dybcio
2025-10-13 11:04         ` Kamal Wadhwa
2025-10-14 10:23           ` Konrad Dybcio
2025-10-14 12:36             ` Kamal Wadhwa
2025-10-14 19:52               ` Dmitry Baryshkov
2025-10-20 11:54               ` Konrad Dybcio
2025-10-06 14:32       ` Krzysztof Kozlowski
2025-09-25  6:32 ` [PATCH 18/24] arm64: dts: qcom: glymur: Add PMIC glink node Pankaj Patil
2025-09-25  8:13   ` Krzysztof Kozlowski
2025-09-25 10:32   ` Konrad Dybcio
2025-10-08 11:55     ` Pankaj Patil
2025-11-03 10:26       ` Kamal Wadhwa
2025-11-10 14:06         ` Kamal Wadhwa
2025-11-12 14:13           ` Konrad Dybcio
2025-09-25  6:32 ` [PATCH 19/24] arm64: dts: qcom: glymur: Add support for PCIe5 Pankaj Patil
2025-09-25  8:15   ` Krzysztof Kozlowski
2025-09-25 11:32   ` Konrad Dybcio
2025-10-10  7:02     ` Qiang Yu
2025-10-08 13:36   ` Abel Vesa
2025-10-10  7:08     ` Qiang Yu
2025-10-11 11:43       ` Abel Vesa
2025-10-11 15:57         ` Dmitry Baryshkov
2025-10-11 18:12           ` Abel Vesa
2025-09-25  6:32 ` [PATCH 20/24] arm64: dts: qcom: glymur-crd: Add power supply and sideband signal for pcie5 Pankaj Patil
2025-09-25 11:09   ` Konrad Dybcio
2025-10-09  9:53   ` Abel Vesa
2025-10-10  7:13     ` Qiang Yu
2025-09-25  6:32 ` [PATCH 21/24] arm64: dts: qcom: glymur: Enable tsens and thermal zone nodes Pankaj Patil
2025-09-25 11:15   ` Konrad Dybcio
2025-11-19 13:10     ` Manaf Meethalavalappu Pallikunhi
2025-09-25  6:32 ` [PATCH 22/24] arm64: dts: qcom: glymur: Add display clock controller device Pankaj Patil
2025-09-25  8:18   ` Krzysztof Kozlowski
2025-09-29  3:57     ` Taniya Das
2025-09-25 10:33   ` Konrad Dybcio
2025-09-29  3:54     ` Taniya Das
2025-10-09  5:12       ` Taniya Das
2025-10-09  8:30         ` Konrad Dybcio
2025-09-25  6:32 ` [PATCH 23/24] arm64: dts: qcom: glymur: Add USB support Pankaj Patil
2025-09-25 11:06   ` Konrad Dybcio
2025-09-25 13:19   ` Abel Vesa
2025-11-03 15:26   ` Abel Vesa
2025-11-03 17:00   ` Abel Vesa
2025-09-25  6:32 ` [PATCH 24/24] arm64: dts: qcom: glymur: Add remoteprocs Pankaj Patil
2025-09-25 17:30 ` [PATCH 00/24] arm64: dts: qcom: Introduce Glymur SoC dtsi and Glymur CRD dts Dmitry Baryshkov
2025-10-08 12:18   ` Pankaj Patil

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=a52ff3b6-c5f3-48a8-a8d7-812026b0d87e@oss.qualcomm.com \
    --to=taniya.das@oss.qualcomm.com \
    --cc=andersson@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=dmitry.baryshkov@oss.qualcomm.com \
    --cc=konrad.dybcio@oss.qualcomm.com \
    --cc=konradybcio@kernel.org \
    --cc=krzk+dt@kernel.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=pankaj.patil@oss.qualcomm.com \
    --cc=robh@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).