From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f48.google.com (mail-wr1-f48.google.com [209.85.221.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 51E5319F11B for ; Fri, 23 May 2025 06:55:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.48 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747983307; cv=none; b=DA0mtFAZI8oXJKZgsX1ep2ciDwAHItI9XknyspsTcf0gi7BH0O7UHBJqZsgnwAkbX3/sUmV/HJllPQfCUoruyJdpLIl8KoYtObuQkO69hDyQE2j93ZnQmvBJhFV1ajyfdMPIlBRT8CXy0ghCQI32CaCe+nBsSmbgXv8aIN2/hN4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747983307; c=relaxed/simple; bh=U20oBW7Rv6lgEPsP0GX95por6oX52DQoUY7ib1Yx1bc=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=BBrecQT5XPh+VVpwcG2lgXbSdZe1P9aBuFlCgEI/dEZEGgB47Px0vT9dsM7BW6UxBGf0vPYVa5HKdZOQX4spsIhBErppYWodjsrrK99sIFtHUtntfUct+7a95vngxYfGTFRcRU4VFS+bo1tdVLQ4ZkDjpPjmRDr4WUlDnFGvQFY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=f59BtNMF; arc=none smtp.client-ip=209.85.221.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="f59BtNMF" Received: by mail-wr1-f48.google.com with SMTP id ffacd0b85a97d-3a37ed01aa0so2608502f8f.2 for ; Thu, 22 May 2025 23:55:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1747983303; x=1748588103; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=69oCtQFtFuIhATn7nt7tT3JoQ8RLcM/FthzOv16zp9Y=; b=f59BtNMFez59EXrzk3AfHvpLLVZp8dVZqJD/sC5KP9jgnljUNZd2XQDXOYLrYcctWY qTgPc01LYuW5HRRi9oqmQHc9Ixcl6HIlCzF/IeUJg+QlOxDNwJPQxhwNTeIpJZsSjUVt LFuYgi4Mw6tqf6TNOKohDWb3nOyCrQGzc+UOLAQZIu4uQuCX6IKSvtRIO02XO6NMCM0m lVufifWZ1Vs0vDEPBZplJnzRV6+BFKUX36rQzAOoscHgnk22T+TeFlmaic7YAb3+QQyb 3AZnA9WFPzP28ujsY9CfvZLNgG15ddhn8WKhZUZDZBrQprmD3qIGGdQHJ/yM8IXCgusM Wz+A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747983303; x=1748588103; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=69oCtQFtFuIhATn7nt7tT3JoQ8RLcM/FthzOv16zp9Y=; b=FV2DPYZG+OjB4J/9nq6prQLiA6/paCOHU0FAdiUx6Zc7oVqn+ZT92gvxrTqDCoFCfV 5xSvqsHOKjX7FqaEWJF1Kfkf9lFSFqJtMb3jugckcCbzDa83+FcShepV+iG3XM4oYxSj RwwE4WUuNxxdYofejl0vU5QCJtUW2viCPmtD7WhtERNLse4qljPdO0yBHaezrGMdAtPC /2FswGffXe46AgDha77hcLgaxWBQHD2wBqVYZCGUDyAHobLxPv7Wth5dxO0vr/wTy9o8 SSbZuAYXBcoWIMWIoCLIg+ZjSJ1MAWe+z6+bVTRFZB6a42cwQgvMkTatIwA/GRo7ou5b 6ang== X-Forwarded-Encrypted: i=1; AJvYcCXtRsPrOCRVwU3tO+YpQIHIlnNcrcUbCRORfDwEJ6d+503g7Gqb0rdS8qO3Vz4M5XchxKVQROx1nptz0Ufo@vger.kernel.org X-Gm-Message-State: AOJu0YwrPlVA2acA2AutC83GWOILOqVNFx6Kx1iGUlzGXQxABqc29H52 J85tlwiJbn4YYaA0Ztqn0YoZtZVY7UwWSk5C4a5iGZ45vPKP7Ibr07JV88ikYRCEJbs= X-Gm-Gg: ASbGncuVCRCFZ5SLfOcrAfrLfvSmRqhfWuiZSYudyBWKalb4FWleFsEtMg9xq47YnSN 8DFNUuAvBH7q6e/acoFQ9yjNez28jhhvjrXb0VAUKPzF5laXPc1LWvntalEnPsUDxZxboQr38GT 5AT/DWf3LauoGHMoSz/cNlagb2nzW0AJ+n+9KTNjyu3BP0hHSHD6sJBK9zxIunFW73Lm3+oX0z0 a86BrgJ0bMxEfcaNFQHqNg9nhAtAxDsh9Cws6hv0+SFrUIuB5UIWVGsCBUqfCQvavkZdAG0MdW1 9on4K1TgLPqAv7mp9tcyh9e8cMliP0KxIxMOMhU71C6OhJbI X-Google-Smtp-Source: AGHT+IH75aOsRJMnyheDQH5VfJc94Xc0jentcmMf8E7Zp2ROIEwHjqRlngeR8WzATqUqYD8xScblVw== X-Received: by 2002:a05:6000:2903:b0:3a3:6e62:d8d5 with SMTP id ffacd0b85a97d-3a36e62d9afmr15906729f8f.58.1747983303480; Thu, 22 May 2025 23:55:03 -0700 (PDT) Received: from linaro.org ([62.231.96.41]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3a35ca88941sm25904629f8f.61.2025.05.22.23.55.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 May 2025 23:55:02 -0700 (PDT) Date: Fri, 23 May 2025 09:55:00 +0300 From: Abel Vesa To: Krzysztof Kozlowski Cc: Abhinav Kumar , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krishna Manikandan , Jonathan Marek , Kuogee Hsieh , Neil Armstrong , Dmitry Baryshkov , Rob Clark , Bjorn Andersson , Michael Turquette , Stephen Boyd , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Rob Clark , linux-clk@vger.kernel.org, Srinivas Kandagatla , Dmitry Baryshkov Subject: Re: [PATCH v5 21/24] drm/msm/dpu: Implement 10-bit color alpha for v12.0 DPU Message-ID: References: <20250430-b4-sm8750-display-v5-0-8cab30c3e4df@linaro.org> <20250430-b4-sm8750-display-v5-21-8cab30c3e4df@linaro.org> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20250430-b4-sm8750-display-v5-21-8cab30c3e4df@linaro.org> On 25-04-30 15:00:51, Krzysztof Kozlowski wrote: > v12.0 DPU on SM8750 comes with 10-bit color alpha. Add register > differences and new implementations of setup_alpha_out(), > setup_border_color() and setup_blend_config(). > > Reviewed-by: Dmitry Baryshkov > Signed-off-by: Krzysztof Kozlowski > > --- > > Changes in v4: > 1. Lowercase hex, use spaces for define indentation > 2. _dpu_crtc_setup_blend_cfg(): pass mdss_ver instead of ctl > > Changes in v3: > 1. New patch, split from previous big DPU v12.0. > --- > drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c | 19 ++++--- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c | 84 +++++++++++++++++++++++++++++-- > 2 files changed, 94 insertions(+), 9 deletions(-) > > diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c > index a4b0fe0d9899b32141928f0b6a16503a49b3c27a..90f47fc15ee5708795701d78a1380f4ab01c1427 100644 > --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c > +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c > @@ -320,14 +320,20 @@ static bool dpu_crtc_get_scanout_position(struct drm_crtc *crtc, > } > > static void _dpu_crtc_setup_blend_cfg(struct dpu_crtc_mixer *mixer, > - struct dpu_plane_state *pstate, const struct msm_format *format) > + struct dpu_plane_state *pstate, > + const struct msm_format *format, > + const struct dpu_mdss_version *mdss_ver) > { > struct dpu_hw_mixer *lm = mixer->hw_lm; > uint32_t blend_op; > - uint32_t fg_alpha, bg_alpha; > + uint32_t fg_alpha, bg_alpha, max_alpha; > > fg_alpha = pstate->base.alpha >> 8; For the 10-bit alpha, you need to shift here by 5 instead of 8.